


## Project


- **Pseudo Random Number Generator (PRNG)**
- A 'counter' producing an output sequence that **approximates** the properties of **random numbers**
- Pseudo random sequences have **many applications**
  - Spread spectrum communication
  - Whitening
  - Monte-Carlo simulation
  - Stream ciphers
  - Test pattern generation
  - ...

## 4-bit Fibonacci LFSR




[http://en.wikipedia.org/wiki/Linear\\_feedback\\_shift\\_register](http://en.wikipedia.org/wiki/Linear_feedback_shift_register)

## Fibonacci vs. Galois Style



Can expect differences in speed/power tradeoff



TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - LFSR8

3/25/2008

3

## Requirements (partial)

- 8 bit PRNG
- Tap positions at 8, 6, 5, 4 for Fibonacci type
- Choose between Fibonacci or Galois (adapt 'taps' for Galois)
- Clock frequency to be specified (must use clock)
- Ideal non-overlapping 2-phase clock is made available
- 90nm UMC CMOS technology
- 10 fF load at each output
- Circuit – Simulation – Layout – Extraction – Spectre Simulation
- Deliverables (electronically):
  - GDS file
  - Poster (design report)

TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - LFSR8

3/25/2008

4

## Competition

- **Competition: lowest power requirements**
  - All will use same test bench
  - VDD is variable (design specific)
  - Area of layout is not of concern
- Final grade 50/50% project/exam
- Project: 60/40 design/poster+presentation
- Design: correctness, creativity, elegance, robustness
- **Bonus points for top-n**
  - 2 points for winner team
  - 1.5 points for 2<sup>nd</sup> place, 1 for 3<sup>rd</sup>, 0.5 for 4<sup>th</sup>, 5<sup>th</sup> place
  - Bonus to be added to overall mark
  - (When enough participants)

## Poster, not Report

- Why is your design good
- What is special about it
- Present design decisions, trade-offs, ...
- Present overall layout
- Include important schematics, waveforms, ...
- Everything needed for demonstrating functionality and performance
- **References/citations (!)**
- 1 x A1, legible at >2m, 8 minutes
  - Easy: ppt slides, 6-up handout format enlarged
- Minimum number of words, maximum amount of information
- Poster printing will be arranged (at University)

## Feel free to

- **Use any circuit style (Chapter 6)**
  - complementary CMOS, ratioed logic, DCVSL, pass-transistor logic, CPL, dynamic logic, ...  
(No need to stick to style from book)
- **Any clocking scheme / Flip Flop type (Chapter 7)**
  - single phase, two phase, four phase, ...
  - Avoid Races
- **Consider any known (or unknown ☺) technique to improve power**
  - **ckt level**: body bias, sub-threshold logic, ...,
  - **design**: automatic sizing, ...

## 2-phase Clock

- **2-phase clock is made available, can use 1 phase if you want**
- **More advanced clock has to be derived from it**
- **Only circuit design, no layout needed for clock generation**
- **Report (poster) should show schematic, design rationale, resulting waveforms**

## Reference Schematic


- Reference netlist is made available
- This netlist is not tuned, transistors are minimum size, topology not necessarily optimal

TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - LFSR8

3/25/2008

9

## LFSR8




TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - LFSR8


3/25/2008



10

## Test Bench




## XOR – XNOR





## XOR-4 alternatives



[Weste/Harris]


- Can be more compact, not necessarily faster than xor2

TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - LFSR8

3/25/2008

15

## DFF




TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - LFSR8

3/25/2008

16



## Latch



TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - LFSR8

3/25/2008

17

