

## CMOS INVERTER dynamic behavior (performance)

- Capacitances
- (Dis)charge times
- Delay



- Before: propagation delay analysis

$$t_p \approx 0.69 \times \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left( 1 - \frac{5}{6} \lambda V_{DD} \right) C_L$$

- Next: propagation delay from a design perspective  
inverter sizing



## Reducing $t_p$


$$\left. \begin{aligned} t_{pHL} &\approx 0.69 \times \frac{3}{4} \frac{V_{DD}}{I_{DSATn}} \left( 1 - \frac{5}{6} \lambda V_{DD} \right) C_L \\ I_{DSAT} &= k' \frac{W}{L} \left[ (V_{GS} - V_T) V_{DSAT} - \frac{1}{2} V_{DSAT}^2 \right] \end{aligned} \right\} \quad \lambda=0$$

$$t_{pHL} \approx 0.52 \frac{C_L V_{DD}}{(W/L)_n k_n V_{DSATn} (V_{DD} - V_{Tn} - V_{DSATn}/2)}$$

Propagation Delay  $t_p$  can be reduced by

- Increasing  $V_{DD}$  (until  $V_{DD} \gg V_T + V_{DSAT}/2$ )
- Increasing  $W$
- Reducing  $C_L$

## Delay as a function of $V_{DD}$




## Sizing

- Propagation Delay  $t_p$  can be reduced by**
- Increasing  $V_{DD}$  (until  $V_{DD} \gg V_T + V_{DSAT}/2$ )
  - Increasing  $W$
  - Reducing  $C_L$

$$t_{pHL} = 0.52 \frac{C_L V_{DD}}{(W/L)_n k_n V_{DSATn} (V_{DD} - V_{Tn} - V_{DSATn}/2)} \propto \frac{C_L}{W}$$


- $C_L$  can be reduced by good layout design
- But part of  $C_L$  depends on  $W$ !

$t_p$  as a function of  $W_p/W_n$



Min  $t_p$  in general not when  $t_{pLH} = t_{pHL}$   
Save area, time at expense of robustness

## Intrinsic vs Extrinsic vs Parasitic Load Cap



- $C_{int} = C_{DB1} + C_{DB2} + 2(C_{GD1} + C_{GD2})$  Intrinsic load
- $C_{ext} = C_{GS3} + C_{GS4} + C_{GD3} + C_{GD4}$  Extrinsic / fan-out load
- $C_{par} = C_w$  Parasitic load

## Isolated Inverter Sizing

$$t_p = 0.69 R_{eq} (C_{int} + C_{ext}) = 0.69 R_{eq} C_{int} \left( 1 + \frac{C_{ext}}{C_{int}} \right)$$

Assume  $C_{par}$  can be ignored or its effect can be absorbed in other C

$R_0$ : resistance of minimum size inverter  
(assume proper  $\beta = W_p / W_n$  ratio)

$C_0$ : intrinsic load (output, drain) cap of min. size inverter

$t_{p0} = 0.69 R_0 C_0$ :  
intrinsic or unloaded delay

basic time constant for technology

minimum delay possible in technology given  $V_{DD}$

$S$ : sizing factor for  $W_n$ ,  $W_p$  of driving inverter

$W_n = S W_{min}$ ,  $W_p = S \beta W_{min}$



$$R_{eq} = R_0 / S$$


$$C_{int} = S C_0$$

$$\Rightarrow t_p = t_{p0} \left( 1 + \frac{C_{ext}}{S C_0} \right)$$

## Isolated Inverter Sizing

$$t_p = t_{p0} \left( 1 + \frac{C_{ext}}{SC_0} \right)$$


Increasing S reduces delay until  $SC_0 \gg C_{ext}$



## Inverter Chain

Assume sizes of inverter 1 and 3 are fixed.

- ☺ Increasing S of inverter 2 reduces  $t_p$  of inverter 2
- ☺ But it increases  $t_p$  of inverter 1 (higher load cap)
- ☺ Expect an optimum!




If  $C_L$  is given:

- How many stages are needed to minimize the delay?
- How to size the inverters?

## Inverter Chain

Assume size of inverter 1 is fixed.

- ☺ Increasing S of inverter 2 reduces  $t_p$  of inverter 2
- ☺ But it increases  $t_p$  of inverter 1 (higher load cap)
- ☺ Expect an optimum!



If  $C_L$  is given:

- How many stages are needed to minimize the delay?
- How to size the inverters?

## Delay Formula

$$t_p = t_{p0} \left( 1 + \frac{C_{ext}}{SC_0} \right) = t_{p0} \left( 1 + \frac{f}{\gamma} \right)$$

$C_{gin}$  input gate capacitance

$$\gamma = C_{int}/C_{gin} = SC_0/C_{gin}$$


self loading coefficient

property of technology, typically  $\gamma \approx 1$

$$f = C_{ext}/C_{gin}$$
 effective fanout

$$\frac{f}{\gamma} = \frac{C_{ext}}{C_{gin}} \times \frac{C_{gin}}{SC_0}$$

## Apply to Inverter Chain



$$t_p = t_{p,1} + t_{p,2} + \dots + t_{p,N}$$

$$t_{p,j} = t_{p0} \left( 1 + \frac{f_j}{\gamma} \right) = t_{p0} \left( 1 + \frac{C_{gin,j+1}}{\gamma C_{gin,j}} \right)$$

$$t_p = \sum_{j=1}^N t_{p,j} = t_{p0} \sum_{j=1}^N \left( 1 + \frac{C_{gin,j+1}}{\gamma C_{gin,j}} \right), \quad C_{gin,N+1} = C_L$$

## Apply to Inverter Chain

Delay equation has  $N-1$  unknowns,  $C_{gin,2} \dots C_{gin,N}$

$$t_p = \sum_{j=1}^N t_{p,j} = t_{p0} \sum_{j=1}^N \left( 1 + \frac{C_{gin,j+1}}{\gamma C_{gin,j}} \right), \quad C_{gin,N+1} = C_L$$

Make  $N-1$  partial derivatives for  $C_{gin,j}$  zero for minimization:

$$\frac{\partial t_p}{\partial C_{gin,j}} = t_{p0} \left( \frac{1}{\gamma C_{gin,j-1}} - \frac{C_{gin,j+1}}{\gamma (C_{gin,j})^2} \right) = 0, \quad j = 2 \dots N-1$$

Size of each stage is geometric mean of 2 neighbors:

$$C_{gin,j} = \sqrt{C_{gin,j-1} \times C_{gin,j+1}}, \quad j = 2 \dots N-1$$

## Optimal Tapering for Given N

Size of each stage is geometric mean of 2 neighbors:

$$C_{gin,j} = \sqrt{C_{gin,j-1} \times C_{gin,j+1}}, \quad j = 2 \dots N-1$$

$$\Rightarrow C_{gin,j}^2 = C_{gin,j-1} \times C_{gin,j+1}$$

$$\Rightarrow \frac{C_{gin,j}}{C_{gin,j-1}} = \frac{C_{gin,j+1}}{C_{gin,j}}$$


Load cap / input cap ratio  
same for each stage

$$\Rightarrow f_j = \frac{C_{gin,j+1}}{C_{gin,j}} = N \sqrt{\frac{C_L}{C_{gin,1}}} = N\sqrt{F}$$

$F = C_L/C_{gin,1}$ : path fan-out.  
Same fan-out, same delay for  
each stage.

$$\Rightarrow t_{p,j} = t_{p0} \left( 1 + \frac{f_j}{\gamma} \right) = t_{p0} \left( 1 + \frac{C_{gin,j+1}}{\gamma C_{gin,j}} \right) = t_{p0} \left( 1 + \frac{N\sqrt{F}}{\gamma} \right)$$

## Optimal Tapering for Fixed-N Summary




Delay per stage and total Path Delay

$$t_{p,j} = t_{p0} \left( 1 + \frac{f_j}{\gamma} \right) = t_{p0} \left( 1 + \frac{C_{gin,j+1}}{\gamma C_{gin,j}} \right) = t_{p0} \left( 1 + \frac{N\sqrt{F}}{\gamma} \right)$$

$$t_p = N t_{p0} \left( 1 + \frac{f_j}{\gamma} \right)$$

$$f_1 = f_2 = f_3 = \dots = F^{1/N} \quad f_1 \times f_2 \times f_3 \times \dots = F \quad F = C_L/C_{gin,1}$$

## Example



$C_L/C_1$  has to be evenly distributed across  $N = 3$  stages:

$$f = \sqrt[3]{8} = 2 \quad t_p = 3t_{p0} \left( 1 + \frac{\sqrt[3]{8}}{\gamma} \right) = 9t_{p0} \quad \text{for } \gamma = 1$$

## Optimum Number of Stages

For a given load,  $C_L$  and given input capacitance  $C_{in}$   
find optimal  $f$  if  $N$  is free (and possibly non-integer)

$$C_L = F \cdot C_{in} = f^N C_{in} \quad \text{with} \quad N = \frac{\ln F}{\ln f}$$

$$t_p = N t_{p0} \left( 1 + \frac{f}{\gamma} \right) = \frac{t_{p0} \ln F}{\gamma} \left( \frac{f}{\ln f} + \frac{\gamma}{\ln f} \right)$$

$$\frac{\partial t_p}{\partial f} = \frac{t_{p0} \ln F}{\gamma} \cdot \frac{\ln f - 1 - \gamma/f}{\ln^2 f} = 0$$

$$f = \exp \left( 1 + \frac{\gamma}{f} \right) \quad \text{Closed-form solution only for } \gamma = 0$$


## Optimum Effective Fanout $f$

**Optimum  $f$  for given process defined by  $\gamma$**


$$f = \exp\left(1 + \frac{\gamma}{f}\right) \quad N = \frac{\ln F}{\ln f}$$

(In practice,  $N$  must be rounded up or down to integer value)

	$\gamma=0$	$\gamma=1$
$f_{opt}$	e = 2.72	3.6
$N_{opt}$	$\ln F$	$0.78 \ln F$



## Normalized $t_p$ vs. $f$



## Normalized delay function of $F$

$$t_p = N t_{p0} \left( 1 + \frac{\sqrt[N]{F}}{\gamma} \right) \quad (\gamma=1)$$

<b>F</b>	<b>Unbuffered</b>	<b>Two Stage</b>	<b>Inverter Chain</b>
<b>10</b>	<b>11</b>	<b>8.3</b>	<b>8.3</b>
<b>100</b>	<b>101</b>	<b>22</b>	<b>16.5</b>
<b>1000</b>	<b>1001</b>	<b>65</b>	<b>24.8</b>
<b>10,000</b>	<b>10,001</b>	<b>202</b>	<b>33.1</b>