Part 2: Process

Fundamental Technology

Real men own fabs.

W.J. Saunders III, Chairman and CEO of Advanced Micro Devices Inc.

Building a new fab is like playing Russian roulette. When you build a fab, you hold the gun to your head, pull the trigger and wait three years to see if you're dead.

Unnamed IC company executive. (Integrated Circuit Design, September 1996)

TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process

2/14/2008

Outline

- CMOS Processing
 - Wafer Production
 - CMOS Process Outline
 - Photolithography
 - Material Deposition & Removal
 - Oxide Growth & Removal
- Layout Design
 - Layer map
 - Layout examples
 - Stick diagrams
- Design Rules
 - Only very briefly

TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process

2/14/2008

CMOS Processing


- Overview
- Photolithography
- Material Deposition & Removal
- Oxide Growth & Removal


TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process


2/14/2008

Cleaning
deposition
apply
photoresist
exposure
development
etching
remove resist

Multiple cycles, 100's STEPS in total










CMOS Process Outline


TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process


2/14/2008















Diffusion

- Modify electrical properties of Si:
 - N-type (extra electrons)
 - or p-type

(fewer electrons ⇔ extra holes)

- Introduce dopant via epitaxy or ion implant e.g. Arsenic (N), Boron (P)
- Allow dopants to diffuse
- Block diffusion in selective areas using oxide or PR (photo-resist)
- Diffusion spreads both vertically, horizontally




TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process

1/2008


15

CMOS - Complementary Metal Oxide Semiconductor Technology

2 Distinct Transistor Types





- g -d p-type
- "on" when V_q is high
- With n-type s/d
- Electrons (n) as carrier
- Built in p-type Si
- d d
- "on" when V_q is low
- With p-type s/d
- Holes (p) as carrier
- Built in n-type Si





n-well (for PMOS) in p-type substrate (for NMOS)


2/14/2008














IC Recipe Precisely Fixed

- Process conditions (temperature, time, concentration, ...) very critical
- Many strong compatibility issues of materials and processes
- Very expensive and difficult to tune
- Very expensive equipment and facilities
- Need Billions of turnover for break-even

TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process

2/14/200

23

Complex Lithographic Process

- **Example: ASML TWINSCAN™ XT:1250**
- Sub wave length Lithography 193 nm KrF Laser (Deep UV)
- 65 nm resolution
- < 8 nm overlay</p>
- > 85 WpH (300 mm)
- DOF ~ 0.50 μm (1: 600.000)
- price around 5M€
- www.asml.com
- Intel Fab 32 (2007) 3B\$ investment, class 10

TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process

2/14/2008

Compare Stepper Wafer Size and Resolution to NL scale

■ Wafer size: Ø 300mm ■ Resolution: 65nm

■ Netherlands: 40.000 km² ~ 200km x 200km


300mm	1	65nm
200km	667x10 ³	4.3cm


A 'magnified' waferstepper could 'print' the Netherlands with a resolution of 4.3 cm in 42 sec.


Equivalent to a 52.5 terabit camera

TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process

2/14/2008








Layer Map

- Layers are assigned colors and/or patterns, not always 1 to 1
- Is a matter of convention
- Site-dependent, process dependent, tool dependent

Be prepared to reverse-engineer layer map of unknown layouts



TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process

Polarity of Active Area

- Active layer or active area is the source/drain implant layer (area). Usually abbreviated as 'active' only.
- Normally, a so-called select mask determines polarity of active
- See color plate 5
- Many simplified drawings only show subset of the masks
- Rest should be clear from context


nwell p+


2/14/2008




TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process


2/14/2008






Simplified CMOS Layer Map Compare to / instead of colorplate 1. yellow nwell - place for P-transistors pink select - invert p Lab won't use 'select' mask green active - source and drain regions polysilicon - gate material red blue metal 1 - first interconnect metal dark blue metal 2 - second interconnect metal magenta metal 3 - third interconnect metal black contact, via - hole in interlayer oxide Note: active = active area = diff = diffusion, well ≈ tub TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process







Stick diagrams

- A stick diagram is a cartoon of a layout.
- Does show components/vias but only relative placement.
- Does not show exact placement, transistor sizes, wire lengths, wire widths, tub boundaries, some special components.


TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process


2/14/200


37

Stick layers Metal 3 ----metal 2 ----metal 1 ---poly n-diff p-diff Caution: stick diagrams don't display wells, use different colors for active area to distinguish between n-diff and p-diff

Et4293 - 02 - process









Design Rules


- The fabrication process will suffer from tolerances
- Chip features will have a practical minimum size to allow them to be fabricated reliably enough (with high enough yield)
- This is captured into a set of precise Design Rules
- Modern processes have terribly complex set of design rules as a compromise between flexibility and manufacterability
- Need to work with those rules during cell layout.


TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process


2/14/2008














Summary

- CMOS Processing
 - Photolithography
 - Material Deposition & Removal
 - Oxide Growth & Removal
- **CMOS Process Outline**
- Layout Design
 - Layer map
 - Layout examples
 - Stick diagrams
- Design Rules
 - Why we need design rules

TUD/EE ET4293 Dig. VLSI 0708 - © NvdM - 02 Process

2/14/2008