

## MODULE 8

### MODULARITY

TUD/EE ET1205 D2\_0910 - © NvdM 6/7/2010 8 modularity\_1

### Course Material for Modularity

**Chapter 11**

P = primair, I = Illustratie, O = overslaan

P 11.1	Introduction	560
P 11.2	Datapaths in Digital Processor Architectures	560-561
P 11.3	The Adder	561
P 11.3.1	The Binary Adder: Definitions	561-564
P 11.3.2	The Full Adder: Circuit Design Consideration	564-578
I 11.3.2	Manchester Carry Chain Adder	568-570
O 11.3.3	The Binary Adder: Logic Design Considerations	571-586
P 11.4	The Multiplier	586
P 11.4.1	The Multiplier: Definitions	586-587
P 11.4.2	Partial-Product Generation	587-589
P 11.4.3	Partial-Product Accumulation	589-592
O 11.4.4	The Tree Multiplier	592-593
I 11.4.4	Final Addition	593-594
P 11.5	The Shifter	595
P 11.5.1	Barrel Shifter	595-596
P 11.5.2	Logarithmic Shifter	596
O 11.6	Other Arithmetic Operators	596-600
O 11.7	Power and speed trade-offs	600-618
P 11.8	Perspective: Design as a Trade-off	618-619
P 11.9	Summary	619-620

TUD/EE ET1205 D2\_0910 - © NvdM 6/7/2010 8 modularity\_2

### Outline

- Background on Modular Design
  - Hierarchy, reuse, regularity
  - Architecture, bit-slicing
- Adder Design
- Multiplier Design
- Shifter Design
- Layout Strategies (regularity)
- Design as a Trade-Off

contains a lot of reminders

Get further appreciation of some system level design issues

TUD/EE ET1205 D2\_0910 - © NvdM 6/7/2010 8 modularity\_3

### Arithmetic Circuits

DS:

- Number systems
- Intro of full-adders
- Critical paths
- Intro comb. multiplier

TUD/EE ET1205 D2\_0910 - © NvdM 6/7/2010 8 modularity\_4

### Adder Design

- Adders are fundamental building blocks
  - Digital filtering (DSP): MP3 en/decoder, GSM, GPS, ...
  - Data processing
  - Multiplication
  - Address arithmetic
  - ...
- Good performance is key
- Many architectures
  - ✓ Static adder
  - ✗ Dynamic adder (Manchester Carry Chain)
  - ✗ Pipelined Adder
  - ✗ Carry-Bypass, Carry Lookahead, Carry Select
  - ✗ ...
- Design trade-offs, optimization
  - ✓ Architecture level
  - ✓ Logic level
  - ✓ Circuit level
  - ✓ Layout level

Most effective ↑  
Least effective ↓

Brown §5.2-5.4

TUD/EE ET1205 D2\_0910 - © NvdM 6/7/2010 8 modularity\_5


### Full-Adder

Add three one-bit numbers  
Equivalently: count # 1's in A, B, C  
Output as 2-bit number <C\_out S>

C <sub>in</sub>	B	A	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

TUD/EE ET1205 D2\_0910 - © NvdM 6/7/2010 8 modularity\_6

## The Ripple-Carry Adder




TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 7

## The Binary Adder




TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 8

## Naïve Complementary CMOS Implementation

- Use DeMorgan to convert AND-OR expressions for SUM and CARRY to NAND-NAND
- PQ + RS =  $\overline{PQ} \overline{RS}$



Can do better using more clever boolean factoring, but...

TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 9

Q: What is advantage of  
NAND-NAND over  
NOR-NOR? Consider  
drive strength vs. area

## Full-Adder Boolean Factoring

$$\begin{aligned} S &= \overline{ABC}_i + \overline{ABC}_i + \overline{ABC}_i + ABC_i \\ &= ABC_i + \overline{C}_i(A + B + C_i) \end{aligned}$$

$$\begin{aligned} C_0 &= AB + BC_i + AC_i \\ &= AB + (A + B)C_i \end{aligned}$$


C <sub>in</sub>	B	A	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 10

## Improved Complementary Static Full Adder




TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 11

## Ripple-Carry Adder Delay















- Worst case delay through full carry path (ripple carry)
- Linear with the number of bits (N)
- $T_{\text{adder}} = (N-1) T_{\text{carry}} + \text{Max}(T_{\text{carry}}, T_{\text{sum}})$
- $T_{\text{adder}} = O(N)$  “ $T_{\text{adder}}$  is of Order N” means linear with N
- Goal: Make the fastest possible carry path circuit

TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 12





## Shifter Design


- Shifters are fundamental building blocks **too**
  - Floating point units
  - Scalers
  - Multiplication by constant numbers (add and shift)
  - ...
- Constant shifting is only interconnect
- Programmable shifting requires active circuitry
- Usually dominated by interconnect
- Architectures
  - ✓ ■ Barrel Shifter
  - ✓ ■ Logarithmic Shifter
  - ...
- Design trade-offs, optimization
  - Architecture level, Logic level, Circuit level, Layout level
  - Simpler compared to Adder, Multiplier, hence less rewarding
- Good example of pay-off of structural design

TUD/EE ET1205 D2\_0910 - © NvdM

6/7/2010

8 modularity 25

## The Binary Shifter




- Multibit shifters by cascading
- M stages for M-bit shift
- Complex and slow for larger M
- More structured approach needed

TUD/EE ET1205 D2\_0910 - © NvdM

6/7/2010

8 modularity 26

## The Barrel Shifter




TUD/EE ET1205 D2\_0910 - © NvdM

6/7/2010

8 modularity 27

## 4x4 Barrel Shifter




TUD/EE ET1205 D2\_0910 - © NvdM

6/7/2010

8 modularity 28

## Logarithmic Shifter




TUD/EE ET1205 D2\_0910 - © NvdM

6/7/2010

8 modularity 29







## 0-7 bit Logarithmic Shifter






TUD/EE ET1205 D2\_0910 - © NvdM

6/7/2010

8 modularity 30





**VLSI Design.**

- Select **right structure**
- Determine and optimize **critical timing path** for speed
- Optimize rest for **area (cost)** and/or **power** and/or **design time**
- Consider **layout aspects**

**Regularity and modularity are a VLSI designer's best friends**

TUD/EE ET1205 D2\_0910 - © NvdM  
6/7/2010 8 modularity 40

**Summary.**

- Background on Modular Design
  - Hierarchy, reuse, regularity
  - Architecture, bit-slicing
- Adder Design
- Multiplier Design
- Shifter Design
- Layout Strategies (regularity)
- Design as a Trade-Off

**Got further appreciation of some system level design issues?**

TUD/EE ET1205 D2\_0910 - © NvdM  
6/7/2010 8 modularity 41

