

## MODULE 8

### MODULARITY

TU/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 1

## Course Material for Modularity

### Chapter 11

P = primair, I = illustratie, O = overslaan

P	11.1	Introduction	560
P	11.2	Datapaths in Digital Processor Architectures	560-561
P	11.3	The Adder	561
P	11.3.1	The Binary Adder: Definitions	561-564
P	11.3.2	The Full Adder: Circuit Design Consideration	564-578
I	11.3.2	Manchester Carry Chain Adder	568-570
O	11.3.3	The Binary Adder: Logic Design Considerations	571-586
P	11.4	The Multiplier	586
P	11.4.1	The Multiplier: Definitions	586-587
P	11.4.2	Partial-Product Generation	587-589
P	11.4.3	Partial-Product Accumulation	589-592
O		The Tree Multiplier	592-593
I	11.4.4	Final Addition	593-594
P	11.5	The Shifter	595
P	11.5.1	Barrel Shifter	595-596
P	11.5.2	Logarithmic Shifter	596
O	11.6	Other Arithmetic Operators	596-600
O	11.7	Power and speed trade-offs	600-618
P	11.8	Perspective: Design as a Trade-off	618-619
P	11.9	Summary	619-620

TU/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 2

## Outline

- Background on Modular Design
  - Hierarchy, reuse, regularity
  - Architecture, bit-slicing
- Adder Design
- Multiplier Design
- Shifter Design
- Layout Strategies (regularity)
- Design as a Trade-Off

contains a lot of reminders


Get further appreciation of some system level design issues

TU/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 3

## Arithmetic Circuits



DS:

- Number systems
- Intro of full-adders
- Critical paths
- Intro comb. multiplier

TU/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 4

## Adder Design

- Adders are fundamental building blocks
  - Digital filtering (DSP): MP3 en/decoder, GSM, GPS, ...
  - Data processing
  - Multiplication
  - Address arithmetic
  - ...
- Good performance is key
- Many architectures
  - ✓ Static adder
  - ✗ Dynamic adder (Manchester Carry Chain)
  - ✗ Pipelined Adder
  - ✗ Carry-Bypass, Carry Lookahead, Carry Select
  - ✗ ...
- Design trade-offs, optimization
  - ✓ Architecture level
  - ✓ Logic level
  - ✓ Circuit level
  - ✓ Layout level

Most effective  
↑  
↓  
Least effective

Brown \$5.2-5.4




TU/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 5

## Full-Adder



$C_{in}$	B	A	$C_{out}$	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


Add three one-bit numbers  
Equivalently: count # 1's in A, B,  $C_i$   
Output as 2-bit number  $\langle C_{out} S \rangle$

TU/EE ET1205 D2 0910 - © NvdM

6/7/2010


8 modularity 6

### The Ripple-Carry Adder



TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 7

### The Binary Adder



$$S = A \oplus B \oplus C_i = \bar{A}\bar{B}C_i + \bar{A}B\bar{C}_i + A\bar{B}\bar{C}_i + ABC_i$$

AND-OR expressions for sum and carry

$$C_o = AB + BC_i + AC_i$$

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 8

### Naïve Complementary CMOS Implementation


- Use DeMorgan to convert AND-OR expressions for SUM and CARRY to NAND-NAND

$$PQ + RS = \overline{\overline{PQ} \overline{RS}} \quad (\text{example})$$

Q: What is advantage of NAND-NAND over NOR-NOR? Consider drive strength vs. area

**Transistor Count**

- 3 × INVERT
- 3 × NAND-2
- 5 × NAND-3
- 1 × NAND-4



Can do better using more clever boolean factoring, but...

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 9

### Full-Adder Boolean Factoring


$$S = \bar{A}\bar{B}C_i + \bar{A}B\bar{C}_i + A\bar{B}\bar{C}_i + ABC_i = ABC_i + \bar{C}_0(A + B + C_i)$$

$$C_o = AB + BC_i + AC_i = AB + (A + B)C_i$$

C <sub>in</sub>	B	A	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 10

### Improved Complementary Static Full Adder



TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 11

### Ripple-Carry Adder Delay



- Worst case delay through full carry path (ripple carry)
- Linear with the number of bits (N)
- $T_{adder} = (N-1) T_{carry} + \text{Max}(T_{carry}, T_{sum})$
- $T_{adder} = O(N)$  "T<sub>adder</sub> is of Order N" means linear with N
- Goal: Make the fastest possible carry path circuit

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 12

### Adder Evaluation

**Carry Chain:**

- Long PMOS chains
- High C at X
- 2 (inverting) stages

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 13

### Inversion Property

$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_0(A, B, C_i) = C_0(\bar{A}, \bar{B}, \bar{C}_i)$$

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 14

### Minimize Critical Path by Reducing Inverting Stages

- Can eliminate inverter in carry from each FA
- Need 2 different types of cells, but both with inverting carry – will require only one stage per bit

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 15

### Eliminate Inverter In Carry.

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 16

### Multiplier Design

- Multipliers are fundamental building blocks too
  - Digital Signal Processing (DSP): MP3 en/decoder, GSM, GPS, ...
  - Data processing
  - Address arithmetic
  - ...
- Good performance is key, often they are the performance bottleneck
- Multipliers are complex arrays of adders
- Many architectures
  - ✓ Basic Array Multiplier
  - ✗ Bit-serial
  - ✗ Booth-encoding multiplier
  - ✗ Baugh-Wooley multiplier
  - ✗ Wallace tree multiplier
  - ✗ ...
- Design trade-offs, optimization
  - ✓ Architecture level, Logic level, Circuit level, Layout level

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 17

### The Binary Multiplication

Example:  $42 \times 11 = 462$






Each partial product formed by bitwise AND operation

Partial products are shifted before being added

**Conclusion:** similar to decimal multiplication

$$X_{10} \times Y_{10} = \sum_{i=0}^{M-1} \left( \sum_{j=0}^{N-1} X_i Y_j 10^{i+j} \right)$$

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 18



- ### Multipliers — Summary.
- Optimization Goals Different Vs Binary Adder
  - Once Again: Identify Critical Path
  - Other possible techniques
    - Logarithmic versus Linear (Wallace Tree Mult)
    - Data encoding (Booth)
    - Pipelining
- GLIMPSE AT SYSTEM LEVEL OPTIMIZATION**
- TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 24

## Shifter Design


- Shifters are fundamental building blocks too
  - Floating point units
  - Scalers
  - Multiplication by constant numbers (add and shift)
  - ...
- Constant shifting is only interconnect
- Programmable shifting requires active circuitry
- Usually dominated by interconnect
- Architectures
  - Barrel Shifter
  - Logarithmic Shifter
  - ...
- Design trade-offs, optimization
  - Architecture level, Logic level, Circuit level, Layout level
  - Simpler compared to Adder, Multiplier, hence less rewarding
- Good example of pay-off of structural design

TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 25

## The Binary Shifter




- Multibit shifters by cascading
- M stages for M-bit shift
- Complex and slow for larger M
- More structured approach needed

TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 26

## The Barrel Shifter




- Need M stages for M-bit shift
- Signal passes only one pass-transistor => delay?
- Area Dominated by Wiring, not (always) by # transistors

TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 27

## 4x4 Barrel Shifter




TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 28

## Logarithmic Shifter




- Section i shifts  $2^{(i-1)}$  bits
- Need only  $\log_2 M$  stages for M-bit shift

TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010

8 modularity 29

## 0-7 bit Logarithmic Shifter




Exercise: decipher layout of basic cell and draw transistor circuit

TUD/EE ET1205 D2 0910 - © NvdM

6/7/2010


8 modularity 30

### Size Comparison



- $M$  is maximum bit displacement,  $K = \log_2 M$
- For large  $M$ , width is dominated by vertical metal wires
- Disregard buffer size, **only count vertical wires**
- Barrel shifter needs 1 control and 1 data wire per stage
- # Wires:  $2M$
- Log shifter needs 2 control +  $2^{i-1}$  data wires for stage  $i$
- # Wires:  $2K+(1+2+4+\dots+2^{K-1}) = 2K+2^K-1 = 2 \log_2 M + M - 1$
- Log shifter will have smaller area for larger  $M$

### Speed Comparison.




#### Exercise

- Discuss the relative speeds of both shifters, as a function of  $M$  (see discussion in book). Consider:
  - Number of sections
  - Input capacitance at the buffers (including diffusion areas of the driving pass-transistors)
  - Number of buffers (necessity of buffers)
  - The number of pass-transistors the signal has to pass
  - ...


### Layout Strategies (regularity)

### Bit-Sliced Design







- **Tile** identical processing elements
- Rows for each **bit**
- Columns for each **function**
- **Control** from top (often with *control-slice*)
- (Example orientation)

### Layout Strategies for Bit-Sliced Datapaths



### Layout of Bit-sliced Datapaths





### VLSI Design.

- Select right structure
- Determine and optimize critical timing path for speed
- Optimize rest for area (cost) and/or power and/or design time
- Consider layout aspects

**Regularity and modularity are a VLSI designer's best friends**

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 40

### Summary.

- Background on Modular Design
  - Hierarchy, reuse, regularity
  - Architecture, bit-slicing
- Adder Design
- Multiplier Design
- Shifter Design
- Layout Strategies (regularity)
- Design as a Trade-Off

**Got further appreciation of some system level design issues?**

TUD/EE ET1205 D2 0910 - © NvdM 6/7/2010 8 modularity 41

