

### Course Material for Inverter

Chapter 5, 2nd ed.

P = primair, I = Illustratie, O = overslaan

|   |       |   |            |
|---|-------|---|------------|
| P | 5.1   | Introduction                            | 180        |
| P | 5.2   | The Static CMOS inverter - intuitive    | 181 – 184  |
| P | 1.3.2 | Functionality and Robustness            | 18 – 27    |
| P | 5.3   | Evaluating the Robustness ...           | 184 – 191  |
| I | 5.3.3 | Robustness Revisited                    | 191 – 193  |
| P | 1.3.3 | Performance                             | 27 – 30    |
| I | 5.4   | Performance of the CMOS inverter        | 193 – 213  |
| P | 1.3.4 | Power and Energy Consumption            | 30 – 31    |
| I | 5.5   | Power, Energy, and Energy-Delay         | 213 – 223  |
| O | 5.5.2 | Static Consumption                      | 223 – 225  |
| O | 5.5.3 | Putting it All Together                 | 225 – 227  |
| O | 5.5.4 | Analyzing Power Consumption using SPICE | 227 – 229. |
| O | 5.6   | Perspective: Technology scaling...      | 229 – 231  |
| P | 5.7   | Summary                                 | 232 – 233  |


TUD/EE ET1205 D2 0910 - © NvdM 5/31/2010 4 inverter\_2

### The CMOS Inverter - Outline

- First Glance
- Digital Gate Characterization
- Static Behavior (Robustness)
  - VTC
  - Switching Threshold
  - Noise Margins
- Dynamic Behavior (Performance)
  - Capacitances
  - Delay
- Power
  - Dynamic Power, Static Power, Metrics


TUD/EE ET1205 D2 0910 - © NvdM 5/31/2010 4 inverter\_3

### The CMOS Inverter: A First Glance




TUD/EE ET1205 D2 0910 - © NvdM 5/31/2010 4 inverter\_4

### CMOS Inverters (1)



### CMOS Inverter Operation Principle



## Digital Gate Fundamental Parameters


- Functionality
- Reliability, Robustness
- Area
- Performance
  - Speed (delay)
  - Power Consumption
  - Energy

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 7

## The Ideal Inverter




TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 8

## Static CMOS Properties.



- Basic inverter belongs to class of **static circuits**: output always connected to either  $V_{DD}$  or  $V_{SS}$ . **Not ideal but:**
- Rail to rail voltage swing
  - Ratio less design
  - Low output impedance
  - Extremely high input impedance
  - No static power dissipation
  - Good noise properties/margins


**Exercise:** prioritize the list above

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 9

## Voltage Transfer Characteristic (VTC)




TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 10

## Load Line (Ckt Theory)



**Exercise:**  
The blue load line A corresponds to  $R = 2.5V$   
The orange load line B corresponds to  $R = 1.0V$   
With load line A and  $V_{GS} = 1V$ ,  $V_{out} =$   
Draw a graph  $V_{out}(V_{in})$  for load line A and B

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 11

## PMOS Load Lines



**Goal:** Combine  $I_{Dn}$  and  $I_{Dp}$  in one graph

**Kirchoff:**

$$V_{in} = V_{DD} + V_{GSp}$$

$$I_{Dn} = -I_{Dp}$$




$$V_{out} = V_{DD} + V_{DSP}$$



TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 12








### Inverter Static Behavior

- Regeneration
- Noise margins
- Delay metrics

 § 5.3


TUD/EE ET1205 D2 0910 - © NvdM      5/31/2010      4 inverter\_19




## Inverter Switching Threshold

- Not the device threshold  $V_m = f(R_{onn}, R_{onp})$

- Point of  $V_{in} = V_{out}$



Try to set  $W_n, L_n, W_p, L_p$  so that VTC is symmetric as this will improve noise margins  
optimize NMOS-PMOS ratio




TUD/EE ET1205 D2 0910 - © NvdM


5/31/2010

4 inverter 25

## Inverter Switching Threshold



Balanced NMOS and PMOS sizes



Strong NMOS, Weak PMOS


$$V_M = f(W_n/W_p)$$

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 26

## Simulated Inverter Switching Threshold



See Figure 5.7

**Electrical Design Rule**  
 $W_p \approx 2.5 W_n$

- Assumes  $L_p = L_n$
- Should be applied consistently

- Symmetrical VTC  $\Rightarrow V_m \approx \frac{1}{2} V_{DD} \Rightarrow W_p/W_n \approx \boxed{\phantom{0}}$
- In practice: choose somewhat smaller value of  $W_p/W_n$
- Why?

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 27

## Inverter Switching Threshold Analytical Derivation

- $V_M$  is  $V_{in}$  such that  $V_{in} = V_{out}$

- $V_{DS} = V_{GS} \Leftrightarrow V_{GD} = 0 \Rightarrow$  saturation

- Assume  $V_{DSAT} < V_M - V_T$   
(velocity saturation)

- Ignore channel length modulation  
(for simplicity – is it allowed?)

- $V_M$  follows from

$$I_{DSATn}(V_M) = -I_{DSATp}(V_M)$$

- Q: Given desired value of  $V_M$ : what is the required  $W/L$  ratio?

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 28

## Inverter Switching Threshold Analytical Derivation (ctd)

$$I_{DSATn}(V_M) = -I_{DSATp}(V_M) \quad I_D = kV_{DSAT}(V_{GS} - V_T - V_{DSAT}/2)$$

$$\Leftrightarrow k_n V_{DSATn}(V_M - V_{Tn} - V_{DSATn}/2) = -k_p V_{DSATp}(V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)$$

$$\Leftrightarrow \frac{k_p}{k_n} = \frac{-V_{DSATn}(V_M - V_{Tn} - V_{DSATn}/2)}{V_{DSATp}(V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)} \quad k = \frac{W}{L}$$

$$\Rightarrow \frac{(W/L)_p}{(W/L)_n} = \left| \frac{k_n' V_{DSATn}(V_M - V_{Tn} - V_{DSATn}/2)}{k_p' V_{DSATp}(V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)} \right|$$

- See Example 5.1:
- $(W/L)_p = 3.5 (W/L)_n$  for typical conditions and  $V_M = \frac{1}{2} V_{DD}$
- Usually:  $L_n = L_p$


TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 29

## Inverter Switching Threshold w/o Velocity Saturation.

- Long channel approximation
- Applicable with low  $V_{DD}$



**Exercise (Problem 5.1):**  
derive  $V_M$  for long-channel approximation as shown below

$$V_M = \frac{r(V_{DD} - V_{Tp} + V_{Tn})}{1+r} \text{ with } r = \sqrt{\frac{-k_p}{k_n}}$$

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010






4 inverter 30

### Noise in Digital Integrated Circuits

(a) Inductive coupling   (b) Capacitive coupling   (c) Power and ground noise

**Study behavior of static CMOS Gates with noisy signals**


TUD/EE ET1205 D2 0910 - © NvdM   5/31/2010   4 inverter\_31



## Noise Margin Calculation (2)

- Approximate  $g$  as the slope in  $V_{out}$  vs.  $V_{in}$  at  $V_{in} = V_M$

$$k_n V_{DSATn} (V_{in} - V_T - V_{DSATn}/2)(1 + \lambda_n V_{out}) + \\ k_p V_{DSATp} (V_{in} - V_{DD} - V_{Tp} - V_{DSATp}/2)(1 + \lambda_p V_{out} - \lambda_p V_{DD}) = 0$$



$$g = \frac{dV_{out}}{dV_{in}} \Big|_{V_{in}=V_M} \approx \frac{1+r}{(V_M - V_T - V_{DSATp}/2)(\lambda_n - \lambda_p)} \quad r = \frac{k_p V_{DSATp}}{k_n V_{DSATn}}$$

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter\_37

## Noise Margin Calculation (3).

$$g = \frac{dV_{out}}{dV_{in}} \Big|_{V_{in}=V_M} \approx \frac{1+r}{(V_M - V_T - V_{DSATp}/2)(\lambda_n - \lambda_p)} \quad r = \frac{k_p V_{DSATp}}{k_n V_{DSATn}}$$

- Mostly determined by technology

- See example 5.2

- Exercise: verify calculation

- Exercise: explain why we add channel length modulation to the  $I_D$  expressions (we did not do this to determine  $V_M$ )

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter\_38

## Dynamic Behavior (Performance)

- Capacitances
- Delay


- But: we take much simpler model for capacitances compared to book.
- See the syllabus.
- § 5.4.1 of book is only illustration.

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter\_39

## CMOS Inverters




TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter\_40

## Delay Definitions



§ 1.3.3


$t_p$ : property of gate  
 $t_r, t_f$ : property of signal

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter\_41

## CMOS Inverter Rise/Fall Delay








- Goal: determine  $t_p$ ,  $t_r$  and  $t_f$
- First: compute relevant capacitances
- Second: determine equivalent  $R_{on}$
- Third: compute  $RC$  delay ( $\tau$ ) and scale result
- Assume: ideal source, step input

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter\_42



$$\frac{v_c}{V_s} = (1 - e^{-t/\tau})$$

$$0.5 = (1 - e^{-t_{50\%}/\tau})$$

$$0.5 = e^{-t_{50\%}/\tau}$$


$$2 = e^{t_{50\%}/\tau}$$

$$\ln(2) = 0.69 = t_{50\%}/\tau$$

$$t_{50\%} = 0.69\tau$$

TUD/EE ET1205 D2 0910 - © NvdM 5/31/2010 4 inverter 48

### Inverter Propagation Delay Summary.



$$t_{pHL} = 0.69 R_{eqn} C_L$$

$$t_{pLH} = 0.69 R_{eqp} C_L$$


$$t_p = \frac{1}{2}(t_{pHL} + t_{pLH}) \quad \text{Propagation time}$$

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 49

### Propagation Delay w. Wire Resistance



$$t_{pHL} = 0.69 R_{eqn} (C_{out} + 0.5 C_W) \\ + 0.69 (R_{eqn} + R_W)(0.5 C_W + C_{in})$$


■ See module 3, interconnect

TUD/EE ET1205 D2 0910 - © NvdM


5/31/2010

4 inverter 50

### Equivalent $R_{on}$ ( $R_{eq}$ )



(a) Schematic



(b) trajectory traversed on ID-VDS curve.

$$R_{eq} = \frac{1}{2} \left[ \frac{V_{DD}}{I_{DSAT} (1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT} (1 + \lambda V_{DD}/2)} \right]$$

$$\approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left( 1 - \frac{5}{6} \lambda V_{DD} \right)$$


See 3-devices, example 3.8

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 51

### Impact of Rise Time on Delay




Empirical from  
the first edition of  
book

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 52

### Delay as a function of $V_{DD}$



TUD/EE ET1205 D2 0910 - © NvdM


5/31/2010

4 inverter 53

### CMOS Inverter Propagation Delay

Alternative current-based estimate for  $T_p$ , assuming velocity saturation

$$T_{pHL} = \frac{C_L \frac{V_{swing}}{2}}{I_{av}} \approx \frac{C_L V_{DD}}{2 I_{DSAT} (1 + \frac{3}{4} \lambda V_{DD})}$$



TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 54

Exercise (Problem 5.4): Derive  
the expression above

### Ring Oscillator

Frequently used to obtain  $T_p$  by measurement (or simulation)


N: number of inverters  
 $T_p$ : propagation delay  
 $T$ : period of oscillation

$T = 2 \times T_p \times N \Leftrightarrow T_p = T/2N$

Exercise: explain the factor 2 in the expression above

§ 1.3.3

TUD/EE ET1205 D2 0910 - © NvdM 5/31/2010 4 inverter 55



### Power

- Dynamic Power
- Static Power
- Metrics

www.quitpc.com

24 hours audio playback time

§ 5.5

TUD/EE ET1205 D2 0910 - © NvdM 5/31/2010 57

### CMOS Power Dissipation

- Power dissipation is a very important circuit characteristic
- CMOS has relatively low static dissipation
- Power dissipation was the reason that CMOS technology won over bipolar and NMOS technology for digital IC's
- (Extremely) high clock frequencies increase dynamic dissipation
- Low  $V_T$  increase leakage
- Advanced IC design is a continuous struggle to contain the power requirements!

§ 1.3.4   § 5.5

TUD/EE ET1205 D2 0910 - © NvdM 5/31/2010 4 inverter 58

### Power Density

Estimate

- Furnace: 2000 Watt,  $r=10\text{cm}$   $\rightarrow P \approx 6\text{Watt/cm}^2$
- Processor chip: 100 Watt,  $3\text{cm}^2$   $\rightarrow P \approx 33\text{Watt/cm}^2$

Power-aware design, design for low power, is blossoming subfield of VLSI Design

TUD/EE ET1205 D2 0910 - © NvdM 5/31/2010 4 inverter 59

### Where Does Power Go in CMOS

- Dynamic Power Consumption  
 Charging and discharging capacitors
- Short Circuit Currents  
 Short circuit path between supply rails during switching
- Leakage  
 Leaking diodes and transistors  
 May be important for battery-operated equipment

TUD/EE ET1205 D2 0910 - © NvdM 5/31/2010 4 inverter 60

## Dynamic Power

### Dynamic Power


- $E_i$  = energy of switching event i
  - (to first order) independent of switching speed
  - depends on process, layout
- Power = Energy/Time  
average power:  $P_{avg} = \frac{1}{T} \sum_i E_i$
- $E_i$  = Power-Delay-Product P-D
  - important quality measure
- Energy-Delay-Product E-D
  - combines power\*speed performance

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 61

## Transition Energy



- Assume 1→0→1 transition at input
- Load cap must be charged and discharged again
- How much energy is delivered by power supply?

- Energy is power x time
- Assume timing of input signal such that output swing is complete
- Power supply only delivers energy for charging the capacitor
- Energy on capacitor is dissipated upon discharging


$$E_{delivered} = \int_0^{\infty} P(t) dt$$

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 62

## Low-to-High Transition Energy



$E_{VDD}$ : Energy delivered by supply

$$E_{VDD} = \int_0^{\infty} i(t) V_{DD} dt$$

$$= \int_0^{\infty} C \frac{dv_0}{dt} V_{DD} dt$$

$$= \int_0^{V_{DD}} C V_{DD} dv_0 = [CV_{DD}v_0]_0^{V_{DD}}$$

$$= CV_{DD}^2$$


- Transition energy does not depend on switching speed
- Only on load capacitance and (square of) supply voltage

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 63

## Low-to-High Transition Energy



$E_{diss}$ : Energy dissipated in transistor

$$E_{diss} = \int_0^{\infty} i(V_{DD} - v_0) dt$$

$$= \int_0^{\infty} i V_{DD} dt - \int_0^{\infty} i v_0 dt$$


$$= E_{VDD} - E_C = \frac{1}{2} CV_{DD}^2$$

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 64

## High-to-Low Transition Energy



### Equivalent circuit


- On high-to-low transition, supply does not deliver energy
- Any energy that is on capacitor after charging, is destroyed (converted into heat, dissipated) upon discharging
- Show that this is all the energy on C:  $\frac{1}{2}CV_{DD}^2$

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 65

## Dissipation Cycle



### In one cycle:

- Source delivers  $CV_{DD}^2$  upon charging C
- Half of that is dissipated in pull-up transistor
- Rest is stored on capacitor
- And is completely destroyed upon discharging C
- So,  $CV_{DD}^2$  is energy expended per cycle

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 66

## CMOS Dynamic Power Dissipation.

$$\text{Energy} = E_{\text{charge}} + E_{\text{discharge}}$$

$$\text{Power} = \frac{\text{Energy}}{\text{Time}} = \frac{\text{Energy}}{\text{transition}} \times \frac{\#\text{transitions}}{\text{time}}$$

$$= CV_{DD}^2 \times f$$

- Independent of transistor on-resistances
- Can only reduce  $C$ ,  $V_{DD}$  or  $f$  to reduce power
- In this formula,  $f$  accounts for switching activity (not necessarily a simple regular waveform)
- Can also include probability of switching explicitly, take  $\alpha$  as switching factor

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 67

## Summary

- First Glance
- Digital Gate Characterization (§ 1.3)
- Static Behavior (Robustness) (§ 5.3)
  - VTC
  - Switching Threshold
  - Noise Margins
- Dynamic Behavior (Performance) (§ 5.4)
  - Capacitances
  - Delay
- Power (§ 5.5)
  - Dynamic Power, Static Power, Metrics

TUD/EE ET1205 D2 0910 - © NvdM

5/31/2010

4 inverter 68