## Chapter 7 <br> PROBLEMS

1. [M, None, 7.4] Figure 1 shows a practical implementation of a pulse register. Clock Clk is ideal with $50 \%$ duty cycle.


Figure 0.1 Pulse register.

Data : $V_{D D}=2.5 \mathrm{~V}, t_{p, i n v}=200 \mathrm{ps}$, node capacitances are $C_{C l k d}=10 \mathrm{fF}, C_{x}=10 \mathrm{fF}$, both true and complementary outputs node capacitances are 20 fF .
a. Draw the waveforms at nodes $C l k, C l k d, X$ and $Q$ for two clock cycles, with $D=0$ in one cycle and $D=1$ in the other.
b. What is the approximate value of setup and hold times for this circuit?
c. c)If the probability that $D$ will change its logic value in one clock cycle is $\alpha$, with equal probability of being 0 or 1 , what is the power consumption of this circuit? (exclude the power consumption in the clock line) $f_{\text {clk }}=100 \mathrm{MHz}$.
2. [M, None, 7.4] Figure 2 shows a register that attempts to statistically reduce power consumption using a data-transition look-ahead technique.


Figure 0.2 Pulse register.
a. Briefly describe the operation of the circuit.
b. If all the NMOS transistors are of the same size, and all of the PMOS transistors are of the same size, two times wider than the NMOS, roughly determine the input switching probability under which this flip-flop reduces power, compared to an equivalent flip-flop without data-transition look-ahead circuitry.
3. [E, None, 7.6] Shown in Figure 3 is a novel design of a Schmitt trigger. Determine the $W / L$ ratio of transistor $M_{1}$ such that $V_{M+}=3 V_{T n} . V_{D D}=2.5 \mathrm{~V}$. The W/L ratios of other transistors are shown in figure. You may ignore the body effect in this question. The other transistor parameters are as given in Chapter 3.
NMOS: $V_{T n}=0.4 \mathrm{~V}, k_{n}{ }^{\prime}=115 \mu \mathrm{~A} / \mathrm{V}^{2}, V_{D S A T}=0.6 \mathrm{~V}, \lambda=0, \gamma=0 \mathrm{~V}^{1 / 2}$

PMOS: $V_{T_{p}}=-0.4 \mathrm{~V}, k_{p}{ }^{\prime}=-30 \mu \mathrm{~A} / \mathrm{V}^{2}, V_{D S A T}=-1 \mathrm{~V}, \lambda=0, \gamma=-0 \mathrm{~V}^{1 / 2}$


Figure 0.3 Schmitt trigger.
4. [M, None, 7.6] Consider the circuit in Figure 4. The inverter is ideal, with $V_{M}=V_{D D} / 2$ and infinite slope. The transistors have $\mathrm{V}_{\mathrm{T}_{-}}=0.4 \mathrm{~V}, \mathrm{k}_{\mathrm{n}}{ }^{\prime}=120 \mu \mathrm{~A} / \mathrm{V}^{2}$ and $\mathrm{k}_{\mathrm{p}}=40 \mu \mathrm{~A} / \mathrm{V}^{2} . \mathrm{M}_{1}$ has $(\mathrm{W} / \mathrm{L})_{1}=1$. Ignore all other parasitic effects in the transistors.


Figure 0.4 Schmitt trigger.
a. As $V_{I N}$ goes from 0 to $V_{D D}$ and back to 0 explain the sequence of events which makes this circuit operate as a Schmitt Trigger.
b. Find the value of $(\mathrm{W} / \mathrm{L})_{2}$ such that when $V_{I N}$ increases from 0 to $\mathrm{V}_{\mathrm{DD}}$ the output will switch at $V_{\text {in }}=0.8 \mathrm{~V}$.
c. Find the value of $(\mathrm{W} / \mathrm{L})_{3}$ such that when $V_{i n}$ decreases from $\mathrm{V}_{\mathrm{DD}}$ to 0 the output will switch at $V_{\text {in }}=0.4 \mathrm{~V}$. If you don't trust your value from b., you may use $(\mathrm{W} / \mathrm{L})_{2}=5$.
5. [M, None, 7.6] Figure 5 shows an astable multivibrator. Calculate and draw voltage waveforms at the capacitor $\mathrm{V}_{\mathrm{C}}$ and at the output $\mathrm{V}_{\text {out }}$. What is the oscillation frequency of the multivibrator?


Figure 0.5 Astable multivibrator.

Assume that the amplifier is ideal, with symmetric supplies ( $V_{\text {out }}{ }^{\max }=V_{D D}, V_{\text {out }}{ }^{\min }=-V_{S S}$ ) $\mathrm{R}_{1}=1 \mathrm{k} \Omega, \mathrm{R}_{2}=3 \mathrm{k} \Omega, \mathrm{R}_{3}=\mathrm{R}_{4}=4 \mathrm{k} \Omega, \mathrm{C}=1 \mathrm{nF}, V_{D D}=-V_{S S}=5 \mathrm{~V}$, diode voltage $\mathrm{V}_{\mathrm{D}}=0.6 \mathrm{~V}$ (ideal diode), $V_{\text {out }}\left(t=0^{-}\right)=-V_{S S}$.
6. [E, None, 7.6] An oscillator is shown in Figure 6. Draw the signal waveforms for this circuit at nodes X, Y, Z, A, and B. Determine the oscillation frequency. You may assume that the delay of the inverters, the resistances of the MOS transistors, and all internal capacitors can be ignored. The inverter switch point is set at 1.25 V . Assume that nodes Y and Z are initially at 0 V and 2.5 V , respectively.


Figure 0.6 Oscillator.
7. [E, None, 7.6] Consider the oscillator in Figure 7. Assume that the " n " switches turn "on" for voltages above $\mathrm{V}_{\mathrm{DD}} / 2$, and the " p " switches turn "on" for voltages below $\mathrm{V}_{\mathrm{DD}} / 2$. Assume that the current sources stop when the node voltage charges to either $\mathrm{V}_{\mathrm{DD}}$ or ground.


Figure 0.7 Oscillator.
a. Find the oscillation period for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$.
b. Draw the waveforms at nodes $\mathrm{X}, \mathrm{Y}$, and Z for two periods.
c. Find the oscillation period.
8. [M, None, 7.6] The circuit in Figure 8 operates at a supply voltage of 3 V and uses two Schmitt triggers with the following threshold voltages: $\mathrm{V}_{\mathrm{M}^{+}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{M}-}=1 \mathrm{~V}$.


Figure 0.8 A circuit composed of Schmitt triggers.
a. Identify whether the circuit is monostable, bistable, or astable?
b. Draw the waveforms at nodes X, Y, and A. Mark all important voltage levels.
c. Calculate the key timing parameter for this circuit (propagation delay for bistable, pulse width for monostable, and time period for astable) in terms of R and C. You can assume that gate delays are negligible compared to the delay of the RC network.

