

CMOS INVERTER

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 1

Course Material for Inverter

Chapter 5, 2nd ed.

P = primair, I = Illustratie, O = overslaan

P	5.1	Introduction	180
P	5.2	The Static CMOS inverter - intuitive	181 – 184
P	1.3.2	Functionality and Robustness	18 – 27
P	5.3	Evaluating the Robustness ...	184 – 191
I	5.3.3	Robustness Revisited	191 – 193
P	1.3.3	Performance	27 – 30
I	5.4	Performance of the CMOS inverter	193 – 213
P	1.3.4	Power and Energy Consumption	30 – 31
I	5.5	Power, Energy, and Energy-Delay	213 – 223
O	5.5.2	Static Consumption	223 – 225
O	5.5.3	Putting it All Together	225 – 227
O	5.5.4	Analyzing Power Consumption using SPICE	227 – 229.
O	5.6	Perspective: Technology scaling...	229 – 231
P	5.7	Summary	232 – 233

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 2

The CMOS Inverter - Outline


- First Glance
- Digital Gate Characterization
- Static Behavior (Robustness)
 - VTC
 - Switching Threshold
 - Noise Margins
- Dynamic Behavior (Performance)
 - Capacitances
 - Delay
- Power
 - Dynamic Power, Static Power, Metrics

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 3

The CMOS Inverter: A First Glance




TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 4

CMOS Inverters (1)




TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 5

CMOS Inverter Operation Principle



TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 6

Digital Gate Fundamental Parameters


- Functionality
- Reliability, Robustness
- Area
- Performance
 - Speed (delay)
 - Power Consumption
 - Energy

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 7

The Ideal Inverter




TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 8

Static CMOS Properties.



- Basic inverter belongs to class of **static circuits**: output always connected to either V_{DD} or V_{SS} . **Not ideal but:**
- Rail to rail voltage swing
 - Ratio less design
 - Low output impedance
 - Extremely high input impedance
 - No static power dissipation
 - Good noise properties/margins

Exercise: prioritize the list above

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 9

Voltage Transfer Characteristic (VTC)




TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 10

Load Line (Ckt Theory)



Exercise:

The blue load line A corresponds to $R =$
The orange load line B corresponds to $R =$
With load line A and $V_{GS} = 1V$, $V_{out} =$
Draw a graph $V_{out}(V_{in})$ for load line A and B

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 11

PMOS Load Lines



Goal: Combine I_{Dn} and I_{Dp} in one graph

Kirchoff:

$$V_{in} = V_{DD} + V_{GSp}$$

$$I_{Dn} = -I_{Dp}$$






$$V_{out} = V_{DD} + V_{DSP}$$









TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 12





Simulated Gate Switching Threshold

Electrical Design Rule
 $W_p \approx 2.5 W_n$

- Assumes $L_p = L_n$
- Should be applied consistently

■ Symmetrical VTC $\Rightarrow V_m \approx \frac{1}{2} V_{DD} \Rightarrow W_p/W_n \approx \boxed{\quad}$

■ In practice: choose somewhat smaller value of W_p/W_n

■ Why?

Inverter Switching Threshold Analytical Derivation

- V_M is V_{in} such that $V_{in} = V_{out}$
- $V_{DS} = V_{GS} \Leftrightarrow V_{GD} = 0 \Rightarrow$ saturation
- Assume $V_{DSAT} < V_M - V_T$ (velocity saturation)
- Ignore channel length modulation (for simplicity – is it allowed?)
- V_M follows from
 $I_{DSATn}(V_M) = -I_{DSATp}(V_M)$

TUD/EE ET1205 D2 0809 - © NvdM 6/7/2009 4 inverter 25
 TUD/EE ET1205 D2 0809 - © NvdM 6/7/2009 4 inverter 26

Inverter Switching Threshold Analytical Derivation (ctd)

$$I_{DSATn}(V_M) = -I_{DSATp}(V_M)$$

$$I_D = kV_{DSAT}(V_{GS} - V_T - V_{DSAT}/2)$$

$$\Leftrightarrow k_n V_{DSATn}(V_M - V_{Tn} - V_{DSATn}/2) = -k_p V_{DSATp}(V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)$$

$$\Leftrightarrow \frac{k_p}{k_n} = \frac{-V_{DSATn}(V_M - V_{Tn} - V_{DSATn}/2)}{V_{DSATp}(V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)}$$

$$\Rightarrow \frac{(W/L)_p}{(W/L)_n} = \left| \frac{k_n V_{DSATn}(V_M - V_{Tn} - V_{DSATn}/2)}{k_p V_{DSATp}(V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)} \right|$$

- See Example 5.1:
- $(W/L)_p = 3.5 (W/L)_n$ for typical conditions and $V_M = \frac{1}{2} V_{DD}$
- Usually: $L_n = L_p$

Gate Switching Threshold w/o Velocity Saturation.

- Long channel approximation
- Applicable with low V_{DD}

$$V_M = \frac{r(V_{DD} - V_{Tp} + V_{Tn})}{1+r} \text{ with } r = \sqrt{\frac{-k_p}{k_n}}$$

TUD/EE ET1205 D2 0809 - © NvdM 6/7/2009 4 inverter 27
 TUD/EE ET1205 D2 0809 - © NvdM 6/7/2009 4 inverter 28







Noise in Digital Integrated Circuits







■ Study behavior of static CMOS Gates with noisy signals

Noise Margins

- V_{OL} = Output Low Voltage
- V_{IL} = Input Low Voltage
- $V_{OH}, V_{IH} = \dots$

TUD/EE ET1205 D2 0809 - © NvdM 6/7/2009 4 inverter 29
 TUD/EE ET1205 D2 0809 - © NvdM 6/7/2009 4 inverter 30






RC Delay Review (2)

■ Response can be normalized with respect to $\tau = RC$
and $V_s = v_c(t=\infty)$

$$\text{Example: } (1 - e^{-2}) = 0.86$$



Each τ -step gives 63% of remaining swing

swing	time
0-50%	0.69τ
0-63%	1.0τ
10%-90%	2.2τ
0-90%	2.3τ

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 43

$$\frac{v_c}{V_s} = (1 - e^{-t/\tau})$$

$$0.5 = (1 - e^{-t_{50\%}/\tau})$$

$$0.5 = e^{-t_{50\%}/\tau}$$

$$2 = e^{t_{50\%}/\tau}$$

$$\ln(2) = 0.69 = t_{50\%}/\tau$$


$$t_{50\%} = 0.69\tau$$

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 44

Inverter Propagation Delay Summary.



$$t_{pHL} = 0.69R_{eqn}C_L$$

$$t_{pLH} = 0.69R_{eqp}C_L$$


$$t_p = \frac{1}{2}(t_{pHL} + t_{pLH}) \quad \text{Propagation time}$$

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 45

Propagation Delay w. Wire Resistance



$$t_{PHL} = 0.69R_{eqn}(C_{out} + 0.5C_W) + 0.69(R_{eqn} + R_W)(0.5C_W + C_{in})$$


■ See module 3, interconnect

TUD/EE ET1205 D2 0809 - © NvdM


6/7/2009

4 inverter 46

Equivalent R_{on} (R_{eq})



(a) Schematic



$$R_{eq} = \frac{1}{2} \left[\frac{V_{DD}}{I_{DSAT}(1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT}(1 + \lambda V_{DD}/2)} \right]$$

$$\approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{5}{6} \lambda V_{DD} \right)$$


See 3-devices, example 3.8

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 47

Impact of Rise Time on Delay



TUD/EE ET1205 D2 0809 - © NvdM


6/7/2009

4 inverter 48

Empirical from the first edition of book

$$t_{pHL} = \sqrt{t_{pHL}^2(\text{step}) + (t_r/12)^2}$$

Delay as a function of V_{DD}



Fg.5.17


TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 49

CMOS Inverter Propagation Delay

Alternative current-based estimate for T_p , assuming velocity saturation



TUD/EE ET1205 D2 0809 - © NvdM

Exercise (Problem 5.4): Derive the expression above


6/7/2009

4 inverter 50

Ring Oscillator

Frequently used to obtain T_p by measurement (or simulation)

N: number of inverters
 T_p : propagation delay
 T : period of oscillation



§ 1.3.3

$$T = 2 \times T_p \times N \Leftrightarrow T_p = T/2N$$


Exercise: explain the factor 2 in the expression above

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 51

Fan-in and Fan-out.



TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 52

- Power (§ 5.5)
- Dynamic Power
- Static Power
- Metrics

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 53

CMOS Power Dissipation

- Power dissipation is a **very important** circuit characteristic
- CMOS has relatively low static dissipation
- Power dissipation was the reason that CMOS technology won over bipolar and NMOS technology for digital IC's
- (Extremely) high clock frequencies increase dynamic dissipation
- Low V_T increase leakage
- Advanced IC design is a continuous struggle to contain the power requirements!



TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 54

Power Density



Estimate

- Furnace: 2000 Watt, $r=10\text{cm}$ $\rightarrow P \approx 6\text{Watt/cm}^2$
- Processor chip: 100 Watt, 3cm^2 $\rightarrow P \approx 33\text{Watt/cm}^2$

Power-aware design, design for low power, is blossoming subfield of VLSI Design

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 55

Where Does Power Go in CMOS

- Dynamic Power Consumption**
Charging and discharging capacitors
- Short Circuit Currents**
Short circuit path between supply rails during switching
- Leakage**
Leaking diodes and transistors
May be important for battery-operated equipment

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 56

Dynamic Power

Dynamic Power

- E_i = energy of switching event i
 - (to first order) independent of switching speed
 - depends on process, layout
- Power = Energy/Time


$$P = \frac{1}{T} \sum E_i$$
- E_i = Power-Delay-Product P-D
 - important quality measure
- Energy-Delay-Product E-D
 - combines power*speed performance

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 57

Low-to-High Transition Energy



Equivalent circuit for low-to-high transition

E_C - Energy stored on C


$$\begin{aligned} E_C &= \int_0^\infty i v_0 dt \quad v_0 = v_0(t) \quad i = i(t) = C \frac{dv_0}{dt} \\ &= \int_0^\infty C v_0 \frac{dv_0}{dt} dt \\ &= \int_0^{V_{DD}} C v_0 dv_0 = \frac{1}{2} C v_0^2 \Big|_0^{V_{DD}} = \frac{1}{2} C V_{DD}^2 \end{aligned}$$

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 58

Low-to-High Transition Energy



$E_{V_{DD}}$ Energy delivered by supply

$$E_{V_{DD}} = \int_0^\infty i(t) V_{DD} dt = \int_0^{V_{DD}} C V_{DD} \frac{dv_0}{dt} dt = C V_{DD}^2$$

$$E_{V_{DD}} = C V_{DD}^2 \quad E_C = \frac{1}{2} C V_{DD}^2$$


Where is the rest?

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 59

Low-to-High Transition Energy



E_{diss} Energy dissipated in transistor


$$\begin{aligned} E_{diss} &= \int_0^\infty i(V_{DD} - v_0) dt \\ &= \int_0^\infty i V_{DD} dt - \int_0^\infty i v_0 dt \\ &= E_{V_{DD}} - E_C \quad \text{😊} \end{aligned}$$

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 60

High-to-Low Transition Energy



Exercise: Show that the energy that is dissipated in the transistor upon discharging C from V_{DD} to 0 equals $E_{diss} = \frac{1}{2}CV_{DD}^2$

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 61

CMOS Dynamic Power Dissipation.

$$Energy = E_{charge} + E_{discharge}$$

$$\begin{aligned} Power &= \frac{Energy}{Time} = \frac{Energy}{transition} \times \frac{\#transitions}{time} \\ &= CV_{DD}^2 \times f \end{aligned}$$

- Independent of transistor on-resistances
- Can only reduce C, V_{DD} or f to reduce power
- In this formula, f accounts for switching activity (not necessarily a simple regular waveform)

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 62

Summary

- First Glance
- Digital Gate Characterization (§ 1.3)
- Static Behavior (Robustness) (§ 5.3)
 - VTC
 - Switching Threshold
 - Noise Margins
- Dynamic Behavior (Performance) (§ 5.4)
 - Capacitances
 - Delay
- Power (§ 5.5)
 - Dynamic Power, Static Power, Metrics

TUD/EE ET1205 D2 0809 - © NvdM

6/7/2009

4 inverter 63