

Course Material for Interconnect Chapter 4, 2nd ed.

P = primair, I = Illustratie, O = overslaan

P	4.1	Introduction	136
P	4.2	A First Glimpse	136 – 138
P	4.3	Interconnect Parameters	138 – e.v.
O		So far we have (onder example 4.2)	147 – 148
O	4.3.3	Inductance	148 – 150
P	4.4	Electrical Wire Models	150 – 156
I	4.4.4	Distributed rc line – hiervoor is vervangende stof	156 – 159 (1)
O	4.4.5	The transmission line	159 – e.v.
O	4.5	Spice wire models	170 – 171
I	4.5.3	Perspective: a look into the future	171 – 174




Replacement voor Distributed RC line: Elmore Delay

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 interconnect 2

Interconnect

- Wires are **not ideal** interconnections
- They may have non-negligible **capacitance, resistance, inductance**
- These are called **wire parasitics**
- Can **dominate** performance of chip
- Must be accounted for during **design**
- Using **approximate models**
- Detailed **post-layout verification** also necessary

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 interconnect 3



Outline

- Capacitance
 - Area/perimeter model, coupling
- Resistance
 - Sheet resistance
- Interconnect delay
 - Delay metrics, rc delay, Elmore delay

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 7

Capacitance


- Area/perimeter model, coupling

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 8

Wake Up! Models ahead!



TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 9

Merriam-Webster Online Dictionary

6 entries found for **model**.
To select an entry, click on it.

model (model)
model2 (rml)
model3 (mld)
atom model
role model
Wolfram Disk world

Main Entry: **model** (m)

Pronunciation: mak-uhl

Plurals: models

Etymology: Middle French *modelle*, from Old Italian *modello*, from (Latin) *modellus*, vulgar Latin *modellus*, from Latin *modellus* small measure, from *molere*

- 1 obsolete: a set of plans for a building
- 2 chiefly British: a copy, an exact
- 3 structural design: a frame on the model of an old farmhouse
- 4 a usually miniature representation of something; also: a pattern of something to be made
- 5 an example for imitation or simulation
- 6 a person or thing that serves as a pattern for an artist; especially: one who poses for an artist
- 7 ARCHITECTURE
- 8 an organism whose appearance a mimic imitates
- 9 one who is employed to display clothes or other merchandise in a window

(as an atom) **12**: a system of postulates, data, and inferences presented as a mathematical description of an entity or state of affairs
13: a version

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009


3 interconnect 10

Modeling

- An **abstraction** of (the properties) of something to help **understanding** and **predicting** its behavior
- **Domain Specific**: weather, climate, economy, stock market, ...
- Different models for something to **answer different questions**
- **Black-Box** modeling vs. **Physically Based**

After Einstein:

<a model> should be as simple as possible, but not simpler




TUD/EE ET1205 D2 0809 - © NvdM


6-May-2009

3 interconnect 11

Wire Capacitance - Parallel Plate



$$C = \frac{\epsilon_0 \epsilon_r W l}{d}$$



$$\frac{C}{l} = \epsilon_0 \epsilon_r \frac{w}{h}$$

$$\epsilon_0 = 8.85 \text{ pF/m}$$

$$\epsilon_r = 3.9 \text{ (SiO}_2\text{)}$$

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 12

Wire Capacitance - Fringing Fields

$C_{wire} = C_{fringe} + C_{pp} = \frac{2\pi\epsilon_{di}}{\log(t_{di}/H)} + \frac{w\epsilon_{di}}{t_{di}}$

- Works reasonably well in practice
- Not directly applicable for interconnects with varying widths

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 13

Wire Capacitance - Area/Perimeter Model

- C_a was calculated with modified wire width
- Formula inapplicable for irregular interconnects (non-constant width) ☹️
- More practical approximation

	units	alternative
A = Area	m^2	μm^2
C_a = Area capacitance	F/m^2	$aF/\mu m^2$
P = Perimeter	m	μm
C_p = Perimeter capacitance	F/m	$aF/\mu m$

$C = \square \times C_a + \square \times C_p$

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 14

Area / Perimeter Capacitance Model

$C = \square \times C_a + \square \times C_p$

- **Question:** How to derive C_a, C_p ?

How accurate is this model?

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 15

Derivation of C_a, C_p

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 16

Derivation of C_a, C_p

- 2D (cross-section) numerical computation (or measurement)
- C_l : total wire capacitance per unit length
- $C_a = \epsilon_0 \epsilon_r / h$
- $C_p = 1/2 (C_l - C_a \times w)$
- C_p depends on t, h → determined by technology, layer
- C_p would depend slightly on w (see previous graph), this dependence is often ignored in practice

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 17


Area / Perimeter Capacitance

- C_p dominates for many wires
- C_p may not be neglected
- A constant value for C_p is usually a good approximation
- C_p is sometimes called C_f (fringe capacitance)

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 18

Interconnect Capacitance Design data

- See Table 4.2 (or inside backside cover)
- Example: M1 over Field vs. M1 over Active (hypothetical)




M1 over Active	M1 over Field	Unit
$C_a = 41$	$C_a = 30$	$\text{aF}/\mu\text{m}^2$
$C_p = 47$	$C_p = 40$	$\text{aF}/\mu\text{m}$

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 19

Coupling Capacitances




TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 20

Coupling Capacitances (2).



- $C_T = C_{1g} + C_{12} = C_{2g} + C_{12}$ fairly constant
- Use that as first order model
- Interconnect capacitance design data (e.g. Table 4.3)

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 21


- Resistance
- Sheet resistance

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 22

Wire Resistance



- Proportional to l
- Inversely proportional to w and t (cross-sectional area)
- Proportional to ρ : specific resistance, material property [Ωm]
- $R = \rho l / wt$
- Aluminum: $\rho = 2.7 \times 10^{-8} \Omega\text{m}$
- Copper: $\rho = 1.7 \times 10^{-8} \Omega\text{m}$

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 23

Sheet Resistance

- $R = \rho l / wt$
- t, ρ constant for layer, technology
- $R = R_s l / w$
- R_s : sheet resistance [Ω/\square]
resistance of a square piece of interconnect
other symbol: R_s
- Interconnect resistance design data e.g. Table 4.5 (or inside back-cover)


TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 24

Interconnect Resistance

- Assume $R_{\square} = 40 \Omega$
- Estimate the resistance between A and B in the wire below.



Engineering is about making controlled approximations to something that is too complicated to compute exactly, while ensuring that the approximate answer still leads to a working (functional, safe, ...) system

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 25

Exercise.

An interconnect line is made from a material that has a resistivity of $\rho = 4 \mu\Omega\text{-cm}$. The interconnect is 1200 Å thick, where 1 Angstrom (Å) is 10^{-10}m . The line has a width of $0.6 \mu\text{m}$.

- Calculate the sheet resistance R_{\square} of the line.
- Find the line resistance for a line that is 125 μm long.

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 26

Interconnect delay


- Delay metrics, rc delay, Elmore delay

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 27

Delay




- Model driver as linearized Thevenin source V, R_s , assume step input
- Model load as C_L
- Wire is an RC network (two-port)

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 28

Wire Capacitance



Assume wire behaves purely capacitive

$$(C_w + C_L) \frac{dV_{out}}{dt} + \frac{V_{out} - V_{in}}{R_s} = 0$$

$$V_{out} = V_{in} - \tau \frac{dV_{out}}{dt} \quad \tau = R_s(C_w + C_L)$$


$$V_{out} = (1 - e^{-t/\tau}) V_{in}$$

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 29

Wire Resistance



Now, assume wire capacitance and resistance

$$\tau = (R_s + R_w)(C_w + C_L)$$

Is this a good model?

- R and C are distributed along the wire

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 interconnect 30

Uniform RC Line

$\lim N \rightarrow \infty$

Symbol

[Always] use first order model

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 31

RC Delay (Uniform RC Line)

Basic π -model of wire

■ $\tau?$

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 32

Equivalent Time Constant

- Multiple time-constants
- Need for one "equivalent" number
- Offered by **Elmore Delay T_D**

$T_D = R_s C_w/2 + (R_s + R_w)(C_w/2 + C_L)$

How to compute Elmore Delay?

- Effective "one number" model for delay

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 33

Equivalent Time Constant

$T_D = R_s C_w/2 + (R_s + R_w)(C_w/2 + C_L)$

$T_D = \Sigma$

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 34

Shared Path Resistance

- Define: R_{ij} = Resistance from node i to input
- Example: $R_{11} = R_1$ $R_{22} = R_1 + R_2$ $R_{33} = R_1 + R_2 + R_3$
- Define: R_{ik} = Shared path resistance to input for node i and k
- $R_{12} = R_1$ $R_{13} = R_1$ $R_{23} =$

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 35


Elmore Delay for RC ladders

- Define: $T_{Di} = \sum_{k=1}^N R_{ik} C_k$
- $T_{D1} = R_{11}C_1 + R_{12}C_2 + R_{13}C_3 = R_1C_1 + R_1C_2 + R_1C_3$
- $T_{D2} = R_{21}C_1 + R_{22}C_2 + R_{23}C_3 = R_1C_1 + (R_1 + R_2)C_2 + (R_1 + R_2 + R_3)C_3$
- $T_{D3} =$


We will use $0.69 \times T_{di}$ as approximation of wire delay ($t_{50\%}$)

TUD/EE ET1205 D2 0809 - © NvdM 6-May-2009 3 Interconnect 36


Elmore Delay for Distributed RC Lines



Symbol



Symmetric π -model




Theorem: For Elmore Delay calculations, each uniform distributed RC section is equivalent to a symmetric π -model

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 Interconnect 37

Canonical Driver-Line-Load



$$T_{D1} = R_s \frac{cl}{2} + (R_s + rl) \left(C_L + \frac{cl}{2} \right)$$

$$= R_s (cl + C_L) + rl C_L + \frac{1}{2} rcl^2$$

Delay quadratic in line length

TUD/EE ET1205 D2 0809 - © NvdM


6-May-2009

3 Interconnect 38

Shared Path Resistance for Tree Structures

In order to compute Elmore Delay at node 3:

Exercise (for node 4):
Compute $R_{41}, R_{42}, R_{43}, R_{44}$



$R_{31}?$	R_1
$R_{32}?$	$R_1 + R_2$
$R_{33}?$	$R_1 + R_2 + R_3$
$R_{34}?$	$R_1 + R_2$


Off-path resistances don't count

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 Interconnect 39


Elmore Delay for Tree Structures.



Replace RC lines by π -sections
Given observation node i, then only resistances along the path from input to node i can possibly count

Exercise: Compute $T_{D1}, T_{D2}, T_{D3}, T_{D4}$

Make others zero
Compute as if RC ladder



TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 Interconnect 40

Summary

- Capacitance
 - Area/perimeter model, coupling
- Resistance
 - Sheet resistance
- Interconnect delay
 - Delay metrics, rc delay, Elmore delay

TUD/EE ET1205 D2 0809 - © NvdM

6-May-2009

3 Interconnect 41