MODULE 8

MODULARITY

Course Material for Modularity

Chapter 11

P = primair, I = Illustratie, O = overslaan

Ρ	11.1	Introduction	560			
Ρ	11.2	Datapaths in Digital Processor Architectures	560-561			
Ρ	11.3	The Adder	561			
Ρ	11.3.1	The Binary Adder: Definitions	561-564			
Ρ	11.3.2	The Full Adder: Circuit Design Consideration 564-				
Ι	11.3.2	Manchester Carry Chain Adder 568-57				
0	11.3.3	The Binary Adder: Logic Design Considerations	571-586			
Ρ	11.4	The Multiplier	586			
Ρ	11.4.1	The Multiplier: Definitions	586-587			
Ρ	11.4.2	Partial-Product Generation	587-589			
Ρ	11.4.3	Partial-Product Accumulation	589-592			
0		The Tree Multiplier	592-593			
Ι	11.4.4	Final Addition	593-594			
Ρ	11.5	The Shifter	595			
Ρ	11.5.1	Barrel Shifter	595-596			
Ρ	11.5.2	Logarithmic Shifter	596			
0	11.6	Other Arithmetic Operators	596-600			
0	11.7	Power and speed trade-offs	600-618			
Ρ	11.8	Perspective: Design as a Trade-off	618-619			
Ρ	11.9	Summary	619-620			

Outline

Background on Modular Design

Hierarchy, reuse, regularity

Architecture, bit-slicing

- Adder Design
- Multiplier Design
- Shifter Design
- Layout Strategies (regularity)
- Design as a Trade-Off

contains a lot of reminders

Get further appreciation of some system level design issues

Adder Design

- Adders are fundamental building blocks
 - Digital filtering (DSP): MP3 en/decoder, GSM, GPS, …
 - Data processing
 - Multiplication
 - Address arithmetic

....

- Good performance is key
- Many architectures
- V Static adder
- Static adder
 > Dynamic adder (Manchester Carry Chain)
- × Pipelined Adder
- × Carry-Bypass, Carry Lookahead, Carry Select
- × 🔳 ...
- Design trade-offs, optimization
 - V Architecture level
 - 🗖 🔰 V 🗸 V
- V 🗖 Circuit level
- γ 📮 Layout level

Most effective

Also see Digital

Systems – Katz § 5.5

Least effective

Full-Adder



A	В	<i>C</i> _{<i>i</i>}	S	Со
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

The Ripple-Carry Adder



.



The Binary Adder



Naïve Complementary CMOS Implementation

Use DeMorgan to convert AND-OR expressions for SUM and CARRY to NAND-NAND



Can do better using more clever boolean factoring, but...

TUD/EE ET1205 D2 0708 - © NvdM

Full-Adder Boolean Factoring

$$S = A\overline{B}\overline{C}_{i} + \overline{A}B\overline{C}_{i} + \overline{A}\overline{B}C_{i} + ABC_{i}$$
$$= ABC_{i} + \overline{C}_{0}(A + B + C_{i})$$

$$C_0 = AB + BC_i + AC_i$$
$$= AB + (A + B)C_i$$

Т

Improved Complementary Static Full Adder



Ripple-Carry Adder Delay



- Worst case delay through full carry path (ripple carry)
- Linear with the number of bits (N)
- **T**_{adder} = (N-1) T_{carry} + Max (T_{carry}, T_{sum})
- T_{adder} = O(N) "T_{adder} is of Order N" means linear with N
- Goal: Make the fastest possible carry path circuit

Adder Evaluation



Carry Chain:

- Long PMOS chains
- High C at X
- 2 (inverting) stages

Inversion Property



$$\overline{S}(A,B,C_i) = S(\overline{A},\overline{B},\overline{C}_i)$$
$$\overline{C}_0(A,B,C_i) = C_0(\overline{A},\overline{B},\overline{C}_i)$$



- Can eliminate inverter in carry from each FA
- Need 2 different types of cells, but both with inverting carry – will require only one stage per bit

Eliminate Inverter In Carry



Multiplier Design

- Multipliers are fundamental building blocks too
 - Digital filtering (DSP): MP3 en/decoder, GSM, GPS, ...
 - Data processing
 - Address arithmetic
 - **...**
- Good performance is key, often they are the performance bottleneck
- Multipliers are complex arrays of adders
- Many architectures
 - V Basic Array Multiplier
- × Bit-serial
- × Booth-encoding multiplier
- **×** Baugh-Wooley multiplier
- **× u** Wallace tree multiplier
- × …
- Design trade-offs, optimization
- **V** Architecture level, Logic level, Circuit level, Layout level

The Binary Multiplication

$$X = \sum_{i=0}^{M-1} X_i 2^i \quad Y = \sum_{j=0}^{N-1} Y_j 2^j$$

$$Z = X \times Y = \sum_{k=0}^{M+N-1} Z_k 2^k$$

$$= \left(\sum_{i=0}^{M-1} X_i 2^i\right) \left(\sum_{j=0}^{N-1} Y_j 2^j\right)$$

$$= \sum_{i=0}^{M-1} \left(\sum_{j=0}^{N-1} X_i Y_j 2^{i+j}\right)$$

$$ADD$$

$$ADD$$

$$SHIFT$$

$$X_{10} \times Y_{10} = \sum_{i=0}^{M-1} \left(\sum_{j=0}^{N-1} X_i Y_j 10^{i+j}\right)$$

The Array Multiplier



The MxN Array Multiplier — Critical Path



Adder Cells in Array Multiplier

Identical Delays for Carry and Sum

						A	
A	В	C i	S	Co	Carry status		
0	0	0	0	0	delete		
0	0	1	1	0	delete		
0	1	0	1	0	propagate	ВВ	Р
0	1	1	0	1	propagate		
1	0	0	1	0	propagate		
1	0	1	0	1	propagate		
1	1	0	0	1	generate		
1	1	1	1	1	generate	A	
P = A \oplus B If P = 1 then S = $\overline{C_i}$, $C_o = C_i$ If P = 0 then S = C_i , $C_o = A$					C _o = C _i C _o = A	2 x transmission gate XOR for P, P (Fig 11.17)	Multiplexers for S,



■
$$t_{mult} \approx (N - 1)t_{carry} + t_{and} + t_{merge}$$
 (assuming $t_{add} \approx t_{carry}$)

- Use fastest possible adder for final vector merging
- Will be larger, use more power, etc, but need only one row!
 TUD/EE E 11205 DZ 0708 © INVAM
 S728/2008 8 modularity 21

Multiplier Floorplan



Multipliers — Summary.

Optimization Goals Different Vs Binary Adder

- Once Again: Identify Critical Path
- Other possible techniques
 - Logarithmic versus Linear (Wallace Tree Mult)
 - Data encoding (Booth)
 - Pipelining

GLIMPSE AT SYSTEM LEVEL OPTIMIZATION

Shifter Design

- Shifters are fundamental building blocks too
 - Floating point units
 - Scalers
 - Multiplication by constant numbers (add and shift)
 - **—** ...
- Constant shifting is only interconnect
- Programmable shifting requires active circuitry
- Usually dominated by interconnect
- Architectures
 - V **Barrel Shifter**
 - Logarithmic Shifter
 - **...**
- Design trade-offs, optimization
 - Architecture level, Logic level, Circuit level, Layout level
 - Simpler compared to Adder, Multiplier, hence less rewarding
- Good example of pay-off of structural design

The Binary Shifter



- Multibit shifters by cascading
- M stages for M-bit shift
- Complex and slow for larger M
- More structured approach needed

The Barrel Shifter



- Need M stages for M-bit shift
- Signal passes only one pass-transistor => delay?
- Area Dominated by Wiring, not (always) by # transistors

4x4 Barrel Shifter



Logarithmic Shifter



Need only log₂ M stages for M-bit shift

0-7 bit Logarithmic Shifter



Exercise: decipher layout of basic cell and draw transistor circuit

Size Comparison





- **M** is maximum bit displacement, $K = log_2 M$
- For large *M*, width is dominated by vertical metal wires
- Disregard buffer size, only count vertical wires
- Barrel shifter needs 1 control and 1 data wire per stage
- # Wires: 2M
- Log shifter needs 2 control + 2ⁱ⁻¹ data wires for stage i
- Wires: $2K+(1+2+4+...+2^{K-1}) = 2K+2^{K}-1 = 2\log_2 M + M 1$
- Log shifter will have smaller area for larger M!

TUD/EE ET1205 D2 0708 - © NvdM

Speed Comparison





Exercise

- Discuss the relative speeds of both shifters, as a function of *M* (see discussion in book). Consider:
 - Number of sections
 - Input capacitance at the buffers (including diffusion areas of the driving pass-transistors)
 - Number of buffers (necessity of buffers)
 - The number of pass-transistors the signal has to pass

Layout Strategies (regularity)

Bit-Sliced Design



Tile identical processing elements

- Rows for each bit
- Columns for each function
- Control from top (often with control-slice)
- (Example orientation)

Layout Strategies for Bit-Sliced Datapaths



Signal and power lines parallel

Signal and power lines perpendicular

Layout of Bit-sliced Datapaths





TUD/EE ET1205 D2 0708 - © NvdM

Layout of Bit-sliced Datapaths (3)







Unoptimized Area: 4.2mm² With feedthroughs + Equa Area: 3.2mm² A

+ Equalized cell height Area: 2.2mm²

Good layout really counts!

Feedthroughs less (but still) useful with multiple metal layers

Design as a Trade-Off



VLSI Design

- Select right structure
- Determine and optimize critical timing path for speed
- Optimize rest for area (cost) and/or power and/or design time
- Consider layout aspects

Regularity and modularity are a VLSI designer's best friends

Summary

Background on Modular Design

Hierarchy, reuse, regularity

Architecture, bit-slicing

- Adder Design
- Multiplier Design
- Shifter Design
- Layout Strategies (regularity)
- Design as a Trade-Off

Got further appreciation of some system level design issues?

The End

