

# CMOS INVERTER

TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 1

## Course Material for Inverter

Chapter 5, 2nd ed.

P = primair, I = Illustratie, O = overslaan

P	5.1	Introduction	180
P	5.2	The Static CMOS inverter - intuitive	181 – 184
P	1.3.2	Functionality and Robustness	18 – 27
P	5.3	Evaluating the Robustness ...	184 – 191
I	5.3.3	Robustness Revisited	191 – 193
P	1.3.3	Performance	27 – 30
I	5.4	Performance of the CMOS inverter	193 – 213
P	1.3.4	Power and Energy Consumption	30 – 31
I	5.5	Power, Energy, and Energy-Delay	213 – 223
O	5.5.2	Static Consumption	223 – 225
O	5.5.3	Putting it All Together	225 – 227
O	5.5.4	Analyzing Power Consumption using SPICE	227 – 229.
O	5.6	Perspective: Technology scaling...	229 – 231
P	5.7	Summary	232 – 233

TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 2

## The CMOS Inverter - Outline


- First Glance
- Digital Gate Characterization
- Static Behavior (Robustness)
  - VTC
  - Switching Threshold
  - Noise Margins
- Dynamic Behavior (Performance)
  - Capacitances
  - Delay
- Power
  - Dynamic Power, Static Power, Metrics

TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 3

## The CMOS Inverter: A First Glance




TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 4

## CMOS Inverters (1)




TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 5

## CMOS Inverter Operation Principle



TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 6

## Digital Gate Fundamental Parameters


- Functionality
- Reliability, Robustness
- Area
- Performance
  - Speed (delay)
  - Power Consumption
  - Energy

TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 7

## The Ideal Inverter




TU/EE ET1205 D2 0708 - © NvdM

5/9/2008


4 inverter 8

## Static CMOS Properties



Basic inverter belongs to class of **static circuits**: output always connected to either  $V_{DD}$  or  $V_{SS}$ . **Not ideal but:**

- Rail to rail voltage swing
- Ratio less design
- Low output impedance
- Extremely high input impedance
- No static power dissipation
- Good noise properties/margins



**Exercise:** prioritize the list above

TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 9

## Voltage Transfer Characteristic (VTC)




§ 5.2

TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 10

## Load Line (Ckt Theory)



**Exercise:**

The **blue** load line A corresponds to  $R =$    
 The **orange** load line B corresponds to  $R =$    
 With load line A and  $V_{GS} = 1\text{V}$ ,  $V_{out} =$    
 Draw a graph  $V_{out}(V_{in})$  for load line A and B

TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 11

## PMOS Load Lines



**Goal:** Combine  $I_{Dn}$  and  $I_{Dp}$  in one graph

**Kirchoff:**

$$V_{in} = V_{DD} + V_{GSp}$$

$$I_{Dn} = -I_{Dp}$$

$$V_{out} = V_{DD} + V_{DSp}$$




TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 12

### CMOS Inverter Load Characteristics




TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 13

### CMOS Inverter VTC




TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 14

### NMOS Operating Conditions

Need to know for proper dimensioning, analysis of noise margin, etc.



#### NMOS

- 1  $V_{in} = V_{GS} < V_{Tn} \Rightarrow$  off
- 2  $V_{out} > V_{in} - V_{Tn}$   
 $V_{DS} > V_{GS} - V_{Tn}$   
 $V_{GD} < V_{Tn} \Rightarrow$  saturation
- 3  $V_{out} < V_{in} - V_{Tn} \Rightarrow$  resistive


TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 15

### PMOS Operating Conditions

Need to know for proper dimensioning, analysis of noise margin, etc.



#### PMOS

- 4  $V_{in} > V_{DD} + V_{Tp} \Rightarrow$  off
- 5  $V_{out} < V_{in} - V_{Tp} \Rightarrow$  saturation
- 6  $V_{out} > V_{in} - V_{Tp} \Rightarrow$  resistive


**Exercise: check results for PMOS**

TU/EE ET1205 D2 0708 - © NvdM


5/9/2008

4 inverter 16

### Operating Conditions



- |              |
|--------------|
| NMOS 1 off   |
| 2 saturation |
| 3 resistive  |
| PMOS 4 off   |
| 5 saturation |
| 6 resistive  |



TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 17

### Inverter Static Behavior







- Regeneration
- Noise margins
- Delay metrics



TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 18



### Inverter Switching Threshold Analytical Derivation

- $V_M$  is  $V_{in}$  such that  $V_{in} = V_{out}$
- $V_{DS} = V_{GS} \Leftrightarrow V_{GD} = 0 \Rightarrow$  saturation
  - Assume  $V_{DSAT} < V_M - V_T$  (velocity saturation)
  - Ignore channel length modulation
- $V_M$  follows from
  - $I_{DSATn}(V_M) = -I_{DSATp}(V_M)$



§ 5.3.1

### Inverter Switching Threshold Analytical Derivation (ctd)

$$I_{DSATn}(V_M) = -I_{DSATp}(V_M) \quad I_D = kV_{DSAT}(V_{GS} - V_T - V_{DSAT}/2)$$

$$\Leftrightarrow k_n V_{DSATn} (V_M - V_{Tn} - V_{DSATn}/2) = -k_p V_{DSATp} (V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)$$


$$\Leftrightarrow \frac{k_p}{k_n} = \frac{-V_{DSATn} (V_M - V_{Tn} - V_{DSATn}/2)}{V_{DSATp} (V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)} \quad k = \frac{W}{L} k'$$

$$\Rightarrow \frac{(W/L)_p}{(W/L)_n} = \frac{k'_n V_{DSATn} (V_M - V_{Tn} - V_{DSATn}/2)}{k'_p V_{DSATp} (V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)}$$

- See Example 5.1:
- $(W/L)_p = 3.5 (W/L)_n$  for typical conditions and  $V_M = \frac{1}{2} V_{DD}$
- Usually:  $L_n = L_p$

### Gate Switching Threshold w/o Velocity Saturation


- Long channel approximation
- Applicable with low  $V_{DD}$



**Exercise (Problem 5.1):**  
derive  $V_M$  for long-channel approximation as shown below


$$V_M = \frac{r(V_{DD} - V_{Tp} + V_{Tn})}{1+r} \quad \text{with} \quad r = \sqrt{\frac{-k_p}{k_n}}$$

### Noise in Digital Integrated Circuits



- Study behavior of static CMOS Gates with noisy signals

### Noise Margins




- $V_{OL}$  = Output Low Voltage
- $V_{IL}$  = Input Low Voltage
- $V_{OH}, V_{IH} = \dots$




§ 1.3.2

### Noise Margins




- $NM_H = V_{OH} - V_{IH}$  = High Noise Margin
- $NM_L = V_{IL} - V_{OL}$  = Low Noise Margin

### Noise Margin for Realistic Gates



### Noise Margin Calculation




### Noise Margin Calculation (2)

- Approximate  $g$  as the slope in  $V_{out}$  vs.  $V_{in}$  at  $V_{in} = V_M$
- $$k_n V_{DSATn} (V_{in} - V_{Tn} - V_{DSATn} / 2)(1 + \lambda_n V_{out}) +$$
- $$k_p V_{DSATp} (V_{in} - V_{DD} - V_{Tp} - V_{DSATp} / 2)(1 + \lambda_p V_{out} - \lambda_p V_{DD}) = 0$$
- $$g = \left. \frac{dV_{out}}{dV_{in}} \right|_{V_{in}=V_M} \approx \frac{1+r}{(V_M - V_T - V_{DSATp} / 2)(\lambda_n - \lambda_p)} \quad r = \frac{k_p V_{DSATp}}{k_n V_{DSATn}}$$
- Mostly determined by technology
  - See example 5.2
- Exercise:** verify calculation
- Exercise:** explain why we add channel length modulation to the  $I_D$  expressions (we did not do this to determine  $V_M$ )
- TU/EE ET1205 D2 0708 - © NvdM 5/9/2008 4 inverter 33


### Dynamic Behavior (Performance)

- Capacitances
  - Delay
- But: we take much simpler model for capacitances compared to book.
- See the syllabus.
- § 5.4.1 of book is only illustration.
- § 5.4
- TU/EE ET1205 D2 0708 - © NvdM 5/9/2008 4 inverter 34


### CMOS Inverters



### Delay Definitions



## CMOS Inverter Rise/Fall Delay




- Goal: determine  $t_r$ ,  $t_f$  and  $t_p$
- First: compute relevant capacitances
- Second: determine equivalent  $R_{on}$
- Third: compute RC delay ( $\tau$ ) and scale result
- Assume: ideal source, step input

TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 37

## Modeling




From module 1- devices

TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 38

## Modeling (2)




TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 39

## Modeling (3)




- Delay can be modeled using RC circuit
  - First order simplified model
- R is (linearized) on-resistance of active transistor
- C is sum of (linearized) C's that are switched
  - Typically,  $C_G$  of driven gate,  $C_D$  of driving gate
  - Plus relevant interconnect C
  - Might need to include interconnect R in model
- $V_S$  is final voltage of delay node (initial voltage determined by previous state)

TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 40

## RC Delay Review (1)




TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 41

## RC Delay Review (2)

- Response can be normalized with respect to  $\tau=RC$  and  $V_S = v_C(t=\infty)$




TU/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 42

### Inverter Propagation Delay Summary




$$t_{pHL} = 0.69 R_{eqn} C_L$$

$$t_{pLH} = 0.69 R_{eqp} C_L$$

$$t_p = \frac{1}{2} (t_{pHL} + t_{pLH}) \quad \text{Propagation time}$$


### Propagation Delay w. Wire Resistance




$$t_{pHL} = 0.69 R_{eqn} (C_{out} + 0.5 C_w) + 0.69 (R_{eqn} + R_w) (0.5 C_w + C_{in})$$

■ See module 3, interconnect

### Equivalent Ron (Req)



(a) Schematic




(b) trajectory traversed on ID-VDS curve.

$$R_{eq} = \frac{1}{2} \left[ \frac{V_{DD}}{I_{DSAT} (1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT} (1 + \lambda V_{DD}/2)} \right]$$

$$\approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left( 1 - \frac{5}{6} \lambda V_{DD} \right) \quad \text{See 3-devices, example 3.8}$$

### Impact of Rise Time on Delay



$$t_{pHL} = \sqrt{t_{pHL(steep)}^2 + (t_r \tau)^2}$$

Empirical from the first edition of book

### Delay as a function of VDD





Fig.5.17

### CMOS Inverter Propagation Delay

Alternative current-based estimate for  $T_p$ , assuming velocity saturation



$$T_{pHL} = \frac{C_L V_{swing}}{I_{av}} \approx \frac{C_L V_{DD}}{2 I_{DSAT} (1 + \frac{3}{4} \lambda V_{DD})}$$

Pr. 5.4


Exercise (Problem 5.4): Derive the expression above



## Ring Oscillator

Frequently used to obtain  $T_p$  by measurement (or simulation)

$N$ : number of inverters  
 $T_p$ : propagation delay  
 $T$ : period of oscillation



§ 1.3.3

$$T = 2 \times T_p \times N \Leftrightarrow T_p = T/2N$$


**Exercise:** explain the factor 2 in the expression above

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 49

## Fan-in and Fan-out



§ 1.3.2

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 50

## Power (§ 5.5)

- Dynamic Power
- Static Power
- Metrics

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 51

## CMOS Power Dissipation

- Power dissipation is a **very important** circuit characteristic
- CMOS has relatively low static dissipation
- Power dissipation was the reason that CMOS technology won over bipolar and NMOS technology for digital IC's
- (Extremely) high clock frequencies increase dynamic dissipation
- Low  $V_T$  increase leakage
- Advanced IC design is a continuous struggle to contain the power requirements!



§ 1.3.4

§ 5.5

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 52

## Power Density



### Estimate

- Furnace: 2000 Watt,  $r=10\text{cm}$   $\rightarrow P \approx 6\text{Watt/cm}^2$
- Processor chip: 100 Watt,  $3\text{cm}^2$   $\rightarrow P \approx 33\text{Watt/cm}^2$

**Power-aware design**, design for low power, is blossoming subfield of VLSI Design

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 53

## Where Does Power Go in CMOS

- Dynamic Power Consumption
  - Charging and discharging capacitors
- Short Circuit Currents
  - Short circuit path between supply rails during switching
- Leakage
  - Leaking diodes and transistors
  - May be important for battery-operated equipment

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 54

## Dynamic Power

### Dynamic Power

- $E_i$  = energy of switching event  $i$ 
  - (to first order) independent of switching speed
  - depends on process, layout
- Power = Energy/Time

$$P = \frac{1}{T} \sum_i E_i$$

- $E_i$  = Power-Delay-Product P-D
  - important quality measure


- Energy-Delay-Product E-D
  - combines power\*speed performance

TU/e EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 55

## Low-to-High Transition Energy



Equivalent circuit for low-to-high transition

$E_C$  - Energy stored on C

$$E_C = \int_0^{\infty} i v_0 dt \quad v_0 = v_0(t) \quad i = i(t) = C \frac{dv_0}{dt}$$

$$= \int_0^{\infty} C v_0 \frac{dv_0}{dt} dt$$


$$= \int_0^{V_{DD}} C v_0 dv_0 = \frac{1}{2} C v_0^2 \Big|_0^{V_{DD}} = \frac{1}{2} C V_{DD}^2$$

TU/e EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 56

## Low-to-High Transition Energy



$E_{V_{DD}}$  Energy delivered by supply

$$E_{V_{DD}} = \int_0^{\infty} i(t) V_{DD} dt = \int_0^{V_{DD}} C V_{DD} \frac{dv_0}{dt} dt = C V_{DD}^2$$

$$E_{V_{DD}} = C V_{DD}^2 \quad E_C = \frac{1}{2} C V_{DD}^2$$


Where is the rest?

TU/e EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 57

## Low-to-High Transition Energy



$E_{diss}$  Energy dissipated in transistor

$$E_{diss} = \int_0^{\infty} i(V_{DD} - v_0) dt$$

$$= \int_0^{\infty} i V_{DD} dt - \int_0^{\infty} i v_0 dt$$


$$= E_{V_{DD}} - E_C \quad \text{☺}$$

TU/e EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 58

## High-to-Low Transition Energy



Equivalent circuit

**Exercise:** Show that the energy that is dissipated in the transistor upon discharging C from  $V_{DD}$  to 0 equals  $E_{diss} = \frac{1}{2} C V_{DD}^2$

TU/e EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 59

## CMOS Dynamic Power Dissipation

$$Energy = E_{charge} + E_{discharge}$$

$$Power = \frac{Energy}{Time} = \frac{Energy}{transition} \times \frac{\#transitions}{time}$$

$$= C V_{DD}^2 \times f$$

- Independent of transistor on-resistances
- Can only reduce C,  $V_{DD}$  or f to reduce power
- In this formula, f accounts for switching activity (not necessarily a simple regular waveform)

TU/e EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 60

## Summary

- **First Glance**
- **Digital Gate Characterization (§ 1.3)**
- **Static Behavior (Robustness) (§ 5.3)**
  - **VTC**
  - **Switching Threshold**
  - **Noise Margins**
- **Dynamic Behavior (Performance) (§ 5.4)**
  - **Capacitances**
  - **Delay**
- **Power (§ 5.5)**
  - **Dynamic Power, Static Power, Metrics**