

CMOS INVERTER

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter_1

Course Material for Inverter

Chapter 5, 2nd ed.

P = primair, I = Illustratie, O = overslaan

P	5.1	Introduction	180
P	5.2	The Static CMOS inverter - intuitive	181 – 184
P	1.3.2	Functionality and Robustness	18 – 27
P	5.3	Evaluating the Robustness ...	184 – 191
I	5.3.3	Robustness Revisited	191 – 193
P	1.3.3	Performance	27 – 30
I	5.4	Performance of the CMOS inverter	193 – 213
P	1.3.4	Power and Energy Consumption	30 – 31
I	5.5	Power, Energy, and Energy-Delay	213 – 223
O	5.5.2	Static Consumption	223 – 225
O	5.5.3	Putting it All Together	225 – 227
O	5.5.4	Analyzing Power Consumption using SPICE	227 – 229.
O	5.6	Perspective: Technology scaling...	229 – 231
P	5.7	Summary	232 – 233

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter_2

The CMOS Inverter - Outline


- First Glance
- Digital Gate Characterization
- Static Behavior (Robustness)
 - VTC
 - Switching Threshold
 - Noise Margins
- Dynamic Behavior (Performance)
 - Capacitances
 - Delay
- Power
 - Dynamic Power, Static Power, Metrics

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter_3

The CMOS Inverter: A First Glance




TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter_4

CMOS Inverters (1)




TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter_5

CMOS Inverter Operation Principle



§ 5.2

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter_6

Digital Gate Fundamental Parameters


- Functionality
- Reliability, Robustness
- Area
- Performance
 - Speed (delay)
 - Power Consumption
 - Energy

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 7

The Ideal Inverter




TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 8

Static CMOS Properties



Basic inverter belongs to class of **static circuits**: output always connected to either V_{DD} or V_{SS} . Not ideal but:

- Rail to rail voltage swing
- Ratio less design
- Low output impedance
- Extremely high input impedance
- No static power dissipation
- Good noise properties/margins

Exercise: prioritize the list above

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 9

Voltage Transfer Characteristic (VTC)




TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 10

Load Line (Ckt Theory)



Exercise:

The blue load line A corresponds to $R =$
The orange load line B corresponds to $R =$
With load line A and $V_{GS} = 1V$, $V_{out} =$
Draw a graph $V_{out}(V_{in})$ for load line A and B

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 11

PMOS Load Lines



Goal: Combine I_{Dn} and I_{Dp} in one graph

Kirchoff:

$$V_{in} = V_{DD} + V_{GSp}$$

$$I_{Dn} = -I_{Dp}$$

$$V_{out} = V_{DD} + V_{DSP}$$




TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 12

CMOS Inverter Load Characteristics




TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 13

CMOS Inverter VTC




TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 14

NMOS Operating Conditions

Need to know for proper dimensioning, analysis of noise margin, etc.



TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008


4 inverter 15

NMOS

- 1 $V_{in} = V_{GS} < V_{Tn} \Rightarrow \text{off}$
- 2 $V_{out} > V_{in} - V_{Tn}$
 $V_{DS} > V_{GS} - V_{Tn}$
 $V_{GD} < V_{Tn} \Rightarrow \text{saturation}$
- 3 $V_{out} < V_{in} - V_{Tn} \Rightarrow \text{resistive}$

Need to know for proper dimensioning, analysis of noise margin, etc.

PMOS Operating Conditions



PMOS

- 4 $V_{in} > V_{DD} + V_{Tp} \Rightarrow \text{off}$
- 5 $V_{out} < V_{in} - V_{Tp} \Rightarrow \text{saturation}$
- 6 $V_{out} > V_{in} - V_{Tp} \Rightarrow \text{resistive}$


Exercise: check results for PMOS

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 16

Operating Conditions



TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 17

Inverter Static Behavior







- Regeneration
- Noise margins
- Delay metrics



TUD/EE ET1205 D2 0708 - © NvdM


5/9/2008

4 inverter 18



Inverter Switching Threshold Analytical Derivation

- V_M is V_{in} such that $V_{in} = V_{out}$
- $V_{DS} = V_{GS} \Leftrightarrow V_{GD} = 0 \Rightarrow$ saturation
 - Assume $V_{DSAT} < V_M - V_T$ (velocity saturation)
 - Ignore channel length modulation
- V_M follows from
 - $I_{DSATn}(V_M) = -I_{DSATp}(V_M)$



§ 5.3.1

TUD/EE ET1205 D2_0708 - © NvdM 5/9/2008 4 inverter 25

Inverter Switching Threshold Analytical Derivation (ctd)

$$I_{DSATn}(V_M) = -I_{DSATp}(V_M) \quad I_D = kV_{DSAT}(V_{GS} - V_T - V_{DSAT}/2)$$

$$\Leftrightarrow k_n V_{DSATn}(V_M - V_{Tn} - V_{DSATn}/2) = -k_p V_{DSATp}(V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)$$

$$\Leftrightarrow \frac{k_p}{k_n} = \frac{-V_{DSATn}(V_M - V_{Tn} - V_{DSATn}/2)}{V_{DSATp}(V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)} \quad k = \frac{W}{L} \cdot k$$


$$\Rightarrow \frac{(W/L)_p}{(W/L)_n} = \left| \frac{k_n V_{DSATn}(V_M - V_{Tn} - V_{DSATn}/2)}{k_p V_{DSATp}(V_M - V_{DD} - V_{Tp} - V_{DSATp}/2)} \right|$$

- See Example 5.1:
- $(W/L)_p = 3.5 (W/L)_n$ for typical conditions and $V_M = \frac{1}{2} V_{DD}$
- Usually: $L_n = L_p$

TUD/EE ET1205 D2_0708 - © NvdM 5/9/2008 4 inverter 26

Gate Switching Threshold w/o Velocity Saturation

- Long channel approximation
- Applicable with low V_{DD}




Exercise (Problem 5.1): derive V_M for long-channel approximation as shown below

$$V_M = \frac{r(V_{DD} - V_{Tp} + V_{Tn})}{1+r} \text{ with } r = \sqrt{\frac{-k_p}{k_n}}$$

TUD/EE ET1205 D2_0708 - © NvdM 5/9/2008 4 inverter 27

Noise in Digital Integrated Circuits




(a) Inductive coupling (b) Capacitive coupling (c) Power and ground noise

Study behavior of static CMOS Gates with noisy signals

TUD/EE ET1205 D2_0708 - © NvdM 5/9/2008 4 inverter 28

Noise Margins




- V_{OL} = Output Low Voltage
- V_{IL} = Input Low Voltage
- $V_{OH}, V_{IH} = \dots$

§ 1.3.2







TUD/EE ET1205 D2_0708 - © NvdM 5/9/2008 4 inverter 29

Noise Margins




- $NM_H = V_{OH} - V_{IH} =$ High Noise Margin
- $NM_L = V_{IL} - V_{OL} =$ Low Noise Margin

TUD/EE ET1205 D2_0708 - © NvdM 5/9/2008 4 inverter 30



CMOS Inverter Rise/Fall Delay




- Goal: determine t_r , t_f and t_p
- First: compute relevant capacitances
- Second: determine equivalent R_{on}
- Third: compute RC delay (τ) and scale result
- Assume: ideal source, step input

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 37

Modeling




From module 1- devices

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 38

Modeling (2)




TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 39

Modeling (3)




- Delay can be modeled using RC circuit
- First order simplified model
- R is (linearized) on-resistance of active transistor
- C is sum of (linearized) C 's that are switched
 - Typically, C_G of driven gate, C_D of driving gate
 - Plus relevant interconnect C
 - Might need to include interconnect R in model
- V_s is final voltage of delay node (initial voltage determined by previous state)

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 40

RC Delay Review (1)



TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 41


RC Delay Review (2)

- Response can be normalized with respect to $t=RC$ and $V_s = v_c(t=\infty)$

$$v_c = V_s \left(1 - e^{-\frac{t}{RC}}\right)$$

$$\frac{v_c}{V_s} = \left(1 - e^{-\frac{t}{\tau}}\right)$$

Example: $(1 - e^{-2}) = 0.86$




swing	time
0-50%	0.69τ
0-63%	1.0τ
10%-90%	2.2τ
0-90%	2.3τ

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 42

Inverter Propagation Delay Summary



$$t_{pHL} = 0.69 R_{eqn} C_L$$

$$t_{pLH} = 0.69 R_{eqp} C_L$$


$$t_p = \frac{1}{2}(t_{pHL} + t_{pLH}) \quad \text{Propagation time}$$

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 43

Propagation Delay w. Wire Resistance



$$t_{pHL} = 0.69 R_{eqn} (C_{out} + 0.5 C_W) + 0.69 (R_{eqn} + R_W) (0.5 C_W + C_{in})$$


■ See module 3, interconnect

TUD/EE ET1205 D2 0708 - © NvdM


5/9/2008

4 inverter 44

Equivalent R_{on} (R_{eq})



(a) Schematic



(b) trajectory traversed on ID-VDS curve.

$$R_{eq} = \frac{1}{2} \left[\frac{V_{DD}}{I_{DSAT} (1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT} (1 + \lambda V_{DD}/2)} \right]$$

$$\approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{5}{6} \lambda V_{DD} \right)$$


See 3-devices, example 3.8

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 45

Impact of Rise Time on Delay



Empirical from
the first edition of
book


$$t_{pHL} = \sqrt{\tau_{pHL}^2(\text{step}) + (\tau_r/2)^2}$$

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 46

Delay as a function of V_{DD}




TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 47

CMOS Inverter Propagation Delay

Alternative current-based estimate for T_p , assuming velocity saturation



TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008


4 inverter 48

Exercise (Problem 5.4): Derive the expression above

Ring Oscillator

Frequently used to obtain T_p by measurement (or simulation)

N: number of inverters
 T_p : propagation delay
 T : period of oscillation



§ 1.3.3

$$T = 2 \times T_p \times N \Leftrightarrow T_p = T/2N$$


Exercise: explain the factor 2 in the expression above

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 49

Fan-in and Fan-out



TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 50

Power (§ 5.5)

- Dynamic Power
- Static Power
- Metrics

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 51

CMOS Power Dissipation

- Power dissipation is a **very important** circuit characteristic
- CMOS has relatively low static dissipation
- Power dissipation was the reason that CMOS technology won over bipolar and NMOS technology for digital IC's
- (Extremely) high clock frequencies increase dynamic dissipation
- Low V_T increase leakage
- Advanced IC design is a continuous struggle to contain the power requirements!



TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 52

Power Density



Estimate

- Furnace: 2000 Watt, $r=10\text{cm}$ $\Rightarrow P \approx 6\text{Watt/cm}^2$
- Processor chip: 100 Watt, 3cm^2 $\Rightarrow P \approx 33\text{Watt/cm}^2$

Power-aware design, design for low power, is blossoming subfield of VLSI Design

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 53

Where Does Power Go in CMOS

- Dynamic Power Consumption
Charging and discharging capacitors
- Short Circuit Currents
Short circuit path between supply rails during switching
- Leakage
Leaking diodes and transistors
May be important for battery-operated equipment

TUD/EE ET1205 D2 0708 - © NvdM

5/9/2008

4 inverter 54

Dynamic Power

Dynamic Power

- E_i = energy of switching event i
 - (to first order) independent of switching speed
 - depends on process, layout
 - Power = Energy/Time
- $$P = \frac{1}{T} \sum E_i$$
- E_i = Power-Delay-Product P-D
 - important quality measure
 - Energy-Delay-Product E-D
 - combines power*speed performance


TUD/EE ET1205 D2_0708 - © NvdM

5/9/2008

4 inverter 55

Low-to-High Transition Energy

Equivalent circuit for low-to-high transition



E_C - Energy stored on C


$$\begin{aligned} E_C &= \int_0^{\infty} i v_0 dt \quad v_0 = v_0(t) \quad i = i(t) = C \frac{dv_0}{dt} \\ &= \int_0^{\infty} C v_0 \frac{dv_0}{dt} dt \\ &= \int_0^{V_{DD}} C v_0 dv_0 = \frac{1}{2} C v_0^2 \Big|_0^{V_{DD}} = \frac{1}{2} C V_{DD}^2 \end{aligned}$$

TUD/EE ET1205 D2_0708 - © NvdM

5/9/2008

4 inverter 56

Low-to-High Transition Energy



$E_{V_{DD}}$ Energy delivered by supply

$$\begin{aligned} E_{V_{DD}} &= \int_0^{\infty} i(t) V_{DD} dt = \int_0^{V_{DD}} C V_{DD} \frac{dv_0}{dt} dt = C V_{DD}^2 \\ E_{V_{DD}} &= C V_{DD}^2 \quad E_c = \frac{1}{2} C V_{DD}^2 \end{aligned}$$


Where is the rest?

TUD/EE ET1205 D2_0708 - © NvdM

5/9/2008

4 inverter 57

Low-to-High Transition Energy



E_{diss} Energy dissipated in transistor


$$\begin{aligned} E_{diss} &= \int_0^{\infty} i(V_{DD} - v_0) dt \\ &= \int_0^{\infty} i V_{DD} dt - \int_0^{\infty} i v_0 dt \\ &= E_{V_{DD}} - E_c \quad \text{😊} \end{aligned}$$

TUD/EE ET1205 D2_0708 - © NvdM

5/9/2008

4 inverter 58

High-to-Low Transition Energy



Equivalent circuit

Exercise: Show that the energy that is dissipated in the transistor upon discharging C from V_{DD} to 0 equals $E_{diss} = \frac{1}{2} C V_{DD}^2$

TUD/EE ET1205 D2_0708 - © NvdM

5/9/2008

4 inverter 59

CMOS Dynamic Power Dissipation

$$\text{Energy} = E_{charge} + E_{discharge}$$

$$\begin{aligned} \text{Power} &= \frac{\text{Energy}}{\text{Time}} = \frac{\text{Energy}}{\text{transition}} \times \frac{\#\text{transitions}}{\text{time}} \\ &= C V_{DD}^2 \times f \end{aligned}$$

- Independent of transistor on-resistances
- Can only reduce C, V_{DD} or f to reduce power
- In this formula, f accounts for switching activity (not necessarily a simple regular waveform)

TUD/EE ET1205 D2_0708 - © NvdM

5/9/2008

4 inverter 60

Summary

- First Glance
- Digital Gate Characterization (§ 1.3)
- Static Behavior (Robustness) (§ 5.3)
 - VTC
 - Switching Threshold
 - Noise Margins
- Dynamic Behavior (Performance) (§ 5.4)
 - Capacitances
 - Delay
- Power (§ 5.5)
 - Dynamic Power, Static Power, Metrics