

Course Material for Interconnect

Chapter 4, 2nd ed.

P = primair, I = Illustratie, O = overslaan

P	4.1	Introduction	136
P	4.2	A First Glance	136 – 138
P	4.3	Interconnect Parameters	138 – e.v.
O		So far we have (onder example 4.2)	147 – 148
O	4.3.3	Inductance	148 – 150
P	4.4	Electrical Wire Models	150 – 156
I	4.4.4	Distributed rc line – <i>hiervoor is vervangende stof</i> (1)	156 – 159
O	4.4.5	The transmission line	159 – e.v.
O	4.5	Spice wire models	170 – 171
I	4.5.3	Perspective: a look into the future	171 – 174

Replacement voor Distributed RC line: Elmore Delay

TUD/EE ET1205 D2_0708 - © NvdM

25-April-08

3 interconnect 2




Interconnect

- Wires are **not ideal** interconnections
- They may have non-negligible **capacitance, resistance, inductance**
- These are called **wire parasitics**
- Can **dominate** performance of chip
- Must be accounted for during **design**
- Using **approximate models**
- Detailed **post-layout verification** also necessary

TUD/EE ET1205 D2_0708 - © NvdM

25-April-08

3 interconnect 3




Wire Capacitance – Area/Perimeter Model

- Ca was calculated with modified wire width
- Formula inapplicable for irregular interconnects (non-constant width)




- More practical approximation

$C = AxC_a + PxC_p$	units	alternative
$A = \text{Area}$	m^2	μm^2
$C_a = \text{Area capacitance}$	F/m^2	$aF/\mu m^2$
$P = \text{Perimeter}$	m	μm
$C_p = \text{Perimeter capacitance}$	F/m	$aF/\mu m$

$1\mu \downarrow$  $C = \boxed{} \times C_a + \boxed{} \times C_p$

TUD/EE ET1205 D2 0708 - © NvdM 25-April-08 3 interconnect 13

Area / Perimeter Capacitance Model




$$C = \boxed{} \times C_a + \boxed{} \times C_p$$

Question: How to derive C_a, C_p ?
How accurate is this model?

TUD/EE ET1205 D2 0708 - © NvdM 25-April-08 3 interconnect 14

Derivation of C_a, C_p



Graph of total capacitance C_{total} vs. width w [μm]. The total capacitance is the sum of area capacitance C_a and perimeter capacitance $2C_p$.

w [μm]	C_{total} [aF/μm]	C_a [aF/μm]	$2C_p$ [aF/μm]
0	~50	~50	~50
1	~70	~60	~50
2	~90	~70	~50
3	~110	~80	~50


TUD/EE ET1205 D2 0708 - © NvdM 25-April-08 3 interconnect 15

Derivation of C_a, C_p

- 2D (cross-section) numerical computation (or measurement)
- C_I : total wire capacitance per unit length
- $C_a = \epsilon_0 \epsilon_r / h$
- $C_p = 1/2(C_I - C_a \times w)$
- C_p depends on t, h → determined by technology, layer
- C_p would depend slightly on w (see previous graph), this dependence is often ignored in practice

TUD/EE ET1205 D2 0708 - © NvdM 25-April-08 3 interconnect 16

Area / Perimeter Capacitance



Graph of total capacitance C vs. width w [μ]. The total capacitance is the sum of area capacitance C_a and perimeter capacitance $2C_p$.


w [μ]	C [aF]	C_a [aF]	$2C_p$ [aF]
0	~50	~50	~50
1	~70	~60	~50
2	~90	~70	~50
3	~110	~80	~50

- C_p dominates for many wires
- C_p may not be neglected
- A constant value for C_p is usually a good approximation
- C_p is sometimes called C_f (fringe capacitance)

TUD/EE ET1205 D2 0708 - © NvdM 25-April-08 3 interconnect 17

Interconnect Capacitance Design data



- See Table 4.2 (or inside backside cover)
- Example: M1 over Field vs. M1 over Active (hypothetical)



M1 over Active	M1 over Field	Unit
$C_a = 41$	$C_a = 30$	$aF/\mu m^2$
$C_p = 47$	$C_p = 40$	$aF/\mu m$

TUD/EE ET1205 D2 0708 - © NvdM 25-April-08 3 interconnect 18

Coupling Capacitances




TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 19

Coupling Capacitances (2)



- $C_T = C_{1g} + C_{12} = C_{2g} + C_{12}$ fairly constant
- Use that as first order model
- Interconnect capacitance design data (e.g. Table 4.3)

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 20

Resistance


■ Sheet resistance

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 21

Wire Resistance



- Proportional to l
- Inversely proportional to w and t (cross-sectional area)
- Proportional to ρ : specific resistance, material property [Ωm]
- $R = \rho l / wt$
- Aluminum: $\rho = 2.7 \times 10^{-8} \Omega\text{m}$
- Copper: $\rho = 1.7 \times 10^{-8} \Omega\text{m}$

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 22

Sheet Resistance

- $R = \rho l / wt$
- t, ρ constant for layer, technology
- $R = R l/w$
- R : sheet resistance [Ω/\square]
resistance of a square piece of interconnect
other symbol: R_s
- Interconnect resistance design data e.g. Table 4.5 (or inside back-cover)

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08


3 interconnect 23

Interconnect Resistance

- Assume $R_\square = 40 \Omega$
- Estimate the resistance between A and B in the wire below.



$$R_{AB} \approx 6 \times 40 = 240 \Omega$$



$$R_{CD} \approx 11 \times 40 = 440 \Omega$$

Engineering is about making controlled approximations to something that is too complicated to compute exactly, while ensuring that the approximate answer still leads to a working (functional, safe, ...) system

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 24

Exercise

An interconnect line is made from a material that has a resistivity of $\rho = 4 \mu\Omega \cdot \text{cm}$. The interconnect is 1200 Å thick, where 1 Angstrom (Å) is 10^{-10} m . The line has a width of 0.6 μm.

- a) Calculate the sheet resistance R_s of the line.
- b) Find the line resistance for a line that is 125 μm long.

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 25

Interconnect delay


- Delay metrics, rc delay, Elmore delay

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 26

Delay




- Model driver as linearized Thevenin source V , R_s , assume step input
- Model load as C_L
- Wire is an RC network (two-port)

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 27

Wire Capacitance



Assume wire behaves purely capacitive

$$(C_w + C_L) \frac{dV_{out}}{dt} + \frac{V_{out} - V_{in}}{R_s} = 0$$

$$V_{out} = V_{in} - \tau \frac{dV_{out}}{dt} \quad \tau = R_s(C_w + C_L)$$


$$V_{out} = (1 - e^{-t/\tau}) V_{in}$$

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 28

Wire Resistance



Now, assume wire capacitance and resistance



- $\tau = (R_s + R_w)(C_w + C_L)$
- Is this a good model?
- R and C are distributed along the wire

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 29

Uniform RC Line




[Always] use first order model

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08


3 interconnect 30



TUD/EE ET1205 D2 0708 - © NvdM

25-April-08


3 interconnect 31



TUD/EE ET1205 D2 0708 - © NvdM

25-April-08


3 interconnect 32



TUD/EE ET1205 D2 0708 - © NvdM

25-April-08


3 interconnect 33



TUD/EE ET1205 D2 0708 - © NvdM

25-April-08


3 interconnect 34



TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 35




TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 interconnect 36

Canonical Driver-Line-Load



$$\begin{aligned} T_{D1} &= R_s \frac{c_l}{2} + (R_s + r_l) \left(C_L + \frac{c_l}{2} \right) \\ &= R_s (c_l + C_L) + r_l C_L + \frac{1}{2} r_l c_l^2 \end{aligned}$$

- Delay quadratic in line length

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08


3 Interconnect 37

Shared Path Resistance for Tree Structures

In order to compute Elmore Delay at node 3:

Exercise (for node 4):

Compute $R_{41}, R_{42}, R_{43}, R_{44}$




TUD/EE ET1205 D2 0708 - © NvdM

25-April-08


3 Interconnect 38

Elmore Delay for Tree Structures



Exercise: Compute
 $T_{D1}, T_{D2}, T_{D3}, T_{D4}$

- Replace RC lines by π -sections
- Given observation node i, then only resistances along the path from input to node i can possibly count
- Make others zero
- Compute as if RC ladder



TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 Interconnect 39

Summary

- Capacitance
 - Area/perimeter model, coupling
- Resistance
 - Sheet resistance
- Interconnect delay
 - Delay metrics, rc delay, Elmore delay

TUD/EE ET1205 D2 0708 - © NvdM

25-April-08

3 Interconnect 40