




Interconnect

- Wires are **not ideal** interconnections
- They may have non-negligible **capacitance, resistance, inductance**
- These are called **wire parasitics**
- Can **dominate** performance of chip
- Must be accounted for during **design**
- Using **approximate models**
- Detailed **post-layout verification** also necessary

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 2



Interconnect Hierarchy

Cross-section of IBM 0.13 μ process Example Interconnect Hierarchy for typical 0.25μ process (Layer Stack)

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 4

Outline

- Capacitance
 - Area/perimeter model, coupling
- Resistance
 - Sheet resistance
- Interconnect delay
 - Delay metrics, rc delay, Elmore delay

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 5

Capacitance

- Area/perimeter model, coupling

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 6

Wire Capacitance - Parallel Plate

$C = \frac{\epsilon_0 \epsilon_r w l}{d}$
 $\frac{C}{l} = \epsilon_0 \epsilon_r \frac{w}{h}$
 $\epsilon_0 = 8.85 \text{ pF/m}$
 $\epsilon_r = 3.9 \text{ (SiO}_2\text{)}$

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 7

Wire Capacitance - Fringing Fields

$C_{\text{wire}} = C_{\text{fringe}} + C_{\text{pp}} = \frac{2\pi\epsilon_0 d_i}{\log(t d_i / H)} + \frac{w \epsilon_0 d_i}{t d_i}$

- Works reasonably well in practice
- Not directly applicable for interconnects with varying widths

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 8

Wire Capacitance - Area/Perimeter Model

- C_a was calculated with modified wire width
- Formula inapplicable for irregular interconnects (non-constant width)
- More practical approximation

$C = A \times C_a + P \times C_p$

	units	alternative
A = Area	m^2	μm^2
C_a = Area capacitance	F / m^2	$aF / \mu m^2$
P = Perimeter	m	μm
C_p = Perimeter capacitance	F / m	$aF / \mu m$

$1\mu \downarrow$ $C = \square \times C_a + \square \times C_p$

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 9

Area / Perimeter Capacitance Model

$C = \square \times C_a + \square \times C_p$

- Question:** How to derive C_a, C_p ?
- How accurate is this model?

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 10

Derivation of C_a, C_p

$C \uparrow$ [aF/ μm]
 $\rightarrow w$ [μm]

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 11

Derivation of C_a, C_p

- 2D (cross-section) numerical computation (or measurement)
- C_l : total wire capacitance per unit length
- $C_a = \epsilon_0 \epsilon_r / h$
- $C_p = 1/2 (C_l - C_a \times w)$
- C_p depends on t, h \rightarrow determined by technology, layer
- C_p would depend slightly on w (see previous graph), this dependence is often ignored in practice

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 12

Area / Perimeter Capacitance

Diagram shows a wire with width w , height 500 nm , and dielectric constant $\epsilon_r = 3.9$. The diagram illustrates the active capacitance C_a and perimeter capacitance $2C_p$.

Graph shows capacitance C [aF] vs width w [μ]. The active capacitance C_a (pink line) increases linearly with width, while the perimeter capacitance $2C_p$ (blue line) is constant.

- C_p dominates for many wires
- C_p may not be neglected
- A constant value for C_p is usually a good approximation
- C_p is sometimes called C_f (fringe capacitance)

TUD/EE ET4293 -dijic - 1213 - © NvdM - interconnect 13-Mar-28 13

Interconnect Capacitance Design data

- See Table 4.2 (or inside backside cover)
- Example: M1 over Field vs. M1 over Active (hypothetical)

M1 over Active	M1 over Field	Unit
$C_a = 41$	$C_a = 30$	$\text{aF}/\mu\text{m}^2$
$C_p = 47$	$C_p = 40$	$\text{aF}/\mu\text{m}$

TUD/EE ET4293 -dijic - 1213 - © NvdM - interconnect 13-Mar-28 14

Coupling Capacitances

Diagram illustrates coupling capacitances between two signal lines. It shows fringing capacitance and parallel capacitance components.

TUD/EE ET4293 -dijic - 1213 - © NvdM - interconnect 13-Mar-28 15

Coupling Capacitances (2)

Diagram shows two signal lines with spacing s . Capacitances C_{1g} , C_{12} , and C_{2g} are indicated. The graph shows total capacitance C_T vs spacing s .

- $C_T = C_{1g} + C_{12} = C_{2g} + C_{12}$ fairly constant
- Use that as first order model
- Interconnect capacitance design data (e.g. Table 4.3)

TUD/EE ET4293 -dijic - 1213 - © NvdM - interconnect 13-Mar-28 16

Field Solvers

- Numerical, physics based technique for accurately computing capacitances
- Based on 3D geometry
- Finite element method
- Finite difference method
- Boundary element method

Solve huge sets of equations, fast

TUD/EE ET4293 -dijic - 1213 - © NvdM - interconnect 13-Mar-28 17

BEM for Capacitance Computation

Electrostatic potential due to point charge

$$\Phi = \frac{Q}{4\pi\epsilon_0 r}$$

Electrostatic potential due to charge distribution

$$\Phi(p) = \int_{\text{all charge}} G(p,q)\xi(q)dq$$

Green's function $G(p,q)$:
potential at a point in space (x_p, y_p, z_p) due to unit point charge at other point (x_q, y_q, z_q) .

TUD/EE ET4293 -dijic - 1213 - © NvdM - interconnect 13-Mar-28 18

Boundary Element Method, Discretization

$$Q = F^T G^{-1} F \Phi$$

$$C_s = F^T G^{-1} F$$

- Q : vector of conductor charges
- Φ : vector of conductor potentials
- q : vector of panel (discretization element) charges
- ϕ : vector of panel potentials
- F : incidence matrix relating panels to conductors ($Q = F^T q$ and $\phi = F \Phi$)
- G_{ij} : potential of panel i due to charge at panel j
- C_s short-circuit capacitance matrix to be obtained

TUD/EE ET4293 -dijc - 1213 - © NvdM - interconnect 13-Mar-28 19

Demo

TUD/EE ET4293 -dijc - 1213 - © NvdM - interconnect 13-Mar-28 20

SPACE - OEM

- SPACE aka OptEM Inspector aka Tanner HiPer PX
- 2009 was slow
- Recently signs of more (eval) activity
- Sales can still be easily counted

■ HiPer PX / Parasitic Extraction

■ HiPer Layout

CONTACT US: Contact us to learn more about any Tanner EDA software, including tools that support the full range of Intel chip designs. Call 1-828-471-9700 or Email: sales@tannereda.com or send us an email at sales@tannereda.com

Mices User Committee Meeting 21

Manufacturing Variability - Field Solving needs Next Level...

As printed

Drawn

OPC-ed

Isolated Wide-Lines

Dense Array Thin-Lines

Dense Array Wide-Lines

Scheffer, 2006

- Manufactured dimensions \neq drawn dimensions
- Both **systematic** and **stochastic** variations
- Need for inclusion in **verification flow**

TUD/EE ET4293 -dijc - 1213 - © NvdM - interconnect 13-Mar-28 22

Interconnect Modeling with Variability

- Systematic variations – e.g. litho induced
- Stochastic variations – e.g. line edge roughness
- Systematic aspects of resistance variability
- Stochastic variations of capacitance
- Measurement/validation campaign with/at Holst Centre
- Joint statistical modeling flow together with INESC-ID (affiliated to TU Lisbon) for Parametric Model Order Reduction


Mices User Committee Meeting 23

Resistance

- Sheet resistance

TUD/EE ET4293 -dijc - 1213 - © NvdM - interconnect 13-Mar-28 24

Wire Resistance




- Proportional to l
- Inversely proportional to w and t (cross-sectional area)
- Proportional to ρ : specific resistance, material property [Ωm]
- $R = \rho l / wt$
- Aluminum: $\rho = 2.7 \times 10^{-8} \Omega\text{m}$
- Copper: $\rho = 1.7 \times 10^{-8} \Omega\text{m}$

Sheet Resistance

- $R = \rho / wt$
- t, ρ constant for layer, technology
- $R = R_l / w$
- R : sheet resistance [Ω]
resistance of a square piece of interconnect
other symbol: R_s
- Interconnect resistance design data e.g. Table 4.5 (or inside back-cover)

Interconnect Resistance

- Assume $R_{\square} = 40 \Omega$
- Estimate the resistance between A and B in the wire below.



Engineering is about making controlled approximations to something that is too complicated to compute exactly, while ensuring that the approximate answer still leads to a working (functional, safe, ...) system


Exercise

- An interconnect line is made from a material that has a resistivity of $\rho = 4 \mu\Omega\text{-cm}$. The interconnect is 1200 Å thick, where 1 Angstrom (Å) is 10^{-10}m . The line has a width of $0.6 \mu\text{m}$.
- Calculate the sheet resistance R_{\square} of the line.
 - Find the line resistance for a line that is 125 μm long.

Interconnect delay

- Delay metrics, rc delay, Elmore delay

Delay



- Model driver as linearized Thevenin source V, R_s , assume step input
- Model load as C_L
- Wire is an RC network (two-port)

Wire Capacitance

Assume wire behaves purely capacitive

$$(C_w + C_L) \frac{dV_{out}}{dt} + \frac{V_{out} - V_{in}}{R_s} = 0$$

$$V_{out} = V_{in} - \tau \frac{dV_{out}}{dt} \quad \tau = R_s(C_w + C_L)$$

$V_{out} = (1 - e^{-t/\tau}) V_{in}$

TUD/EE ET4293 - digic - 1213 - © NvdM - interconnect 13-Mar-28 31

Wire Resistance

Now, assume wire capacitance and resistance

- $\tau = (R_s + R_w)(C_w + C_L)$
- Not a good model
- R and C are distributed along the wire

TUD/EE ET4293 - digic - 1213 - © NvdM - interconnect 13-Mar-28 32

Uniform RC Line

Symbol

[Always] use first order model

lim N → ∞

TUD/EE ET4293 - digic - 1213 - © NvdM - interconnect 13-Mar-28 33

RC Delay (Uniform RC Line)

Basic π-model of wire

- Not 1 τ
- Elmore delay: equivalent effective τ

TUD/EE ET4293 - digic - 1213 - © NvdM - interconnect 13-Mar-28 34

Equivalent Time Constant

- Multiple time-constants
- Need for one "equivalent" number
- Offered by *Elmore Delay T_D*

$$T_D = R_s C_w / 2 + (R_s + R_w)(C_w / 2 + C_L)$$

How to compute Elmore Delay?

- Effective "one number" model for delay

TUD/EE ET4293 - digic - 1213 - © NvdM - interconnect 13-Mar-28 35

Equivalent Time Constant

$$T_D = R_s C_w / 2 + (R_s + R_w)(C_w / 2 + C_L)$$

For each capacitor i , Determine τ_i from resistors that (dis)charge C_i . Sum these τ_i

TUD/EE ET4293 - digic - 1213 - © NvdM - interconnect 13-Mar-28 36

Shared Path Resistance

- Define: R_{ij} = Resistance from node i to input
- Example: $R_{11} = R_1$ $R_{22} = R_1 + R_2$ $R_{33} = R_1 + R_2 + R_3$
- Define: R_{ik} = Shared path resistance to input for node i and k
- $R_{12} = R_1$ $R_{13} = R_1$ $R_{23} =$

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 37

Elmore Delay for RC ladders

- Define: $T_{Dl} = \sum_{k=1}^N R_{ik} C_k$ **Elmore Delay**
- $T_{D1} = R_{11}C_1 + R_{12}C_2 + R_{13}C_3 = R_1C_1 + R_1C_2 + R_1C_3$
- $T_{D3} = R_{31}C_1 + R_{32}C_2 + R_{33}C_3 = R_1C_1 + (R_1 + R_2)C_2 + (R_1 + R_2 + R_3)C_3$
- $T_{D2} =$

We will use $0.69 \times T_{dl}$ as approximation of wire delay ($t_{50\%}$)

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 38

Manchester Carry Chain Delay

Given an expression of delay (symbols, not numbers) as a function of the number of bits

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 8 modularity 39

Elmore Delay for Distributed RC Lines

Symbol

Symmetric π -model

- **Theorem:** For Elmore Delay calculations, each uniform distributed RC section is equivalent to a symmetric π -model

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 40

Canonical Driver-Line-Load

- $T_{Dl} = R_s \frac{cl}{2} + (R_s + rl) \left(C_L + \frac{cl}{2} \right)$
- $= R_s (cl + C_L) + rl C_L + \frac{1}{2} rcl^2$

■ Delay quadratic in line length

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 41

Shared Path Resistance for Tree Structures

In order to compute Elmore Delay at node 3:

Exercise (for node 4):
Compute $R_{41}, R_{42}, R_{43}, R_{44}$

$R_{31}?$	R_1
$R_{32}?$	$R_1 + R_2$
$R_{33}?$	$R_1 + R_2 + R_3$
$R_{34}?$	$R_1 + R_2$

Off-path resistances don't count

TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 42

Elmore Delay for Tree Structures

- Replace RC lines by π -sections
- Given observation node i , then only resistances along the path from input to node i can possibly count
- Make others zero
- Compute as if RC ladder

Exercise: Compute $T_{D1}, T_{D2}, T_{D3}, T_{D4}$

TUD/EE ET4293 -digi- 1213 - © NvdM - interconnect 13-Mar-28 43

Quadratic Wire Delay

Becomes linear with repeaters/buffers at fixed intervals

rc: independent of length
L: length of wire

l: length of segment
n: number of segments

TUD/EE ET4293 -digi- 1213 - © NvdM - interconnect 44

Quadratic RC Delay Issues also in Logic

Avoid Large Fan-In

- C linear in N
- R linear in N
- Delay \propto RC quadratic in N

- Transistor Sizing
- Progressive Transistor Sizing
- Input Re-Ordering
- Logic Restructuring

Empirical
Delay = $a_1FI + a_2FI^2 + a_3FO$

TUD/EE ET4293 -digi- 1213 - © NvdM - interconnect 13/03/28 8 modularity 45

Manchester Carry Chain Delay

Given an expression of delay (symbols, not numbers) as a function of the number of bits $\rightarrow O(N^2)$

How to break this relationship?

Insert restoring gate at regular intervals!

TUD/EE ET4293 -digi- 1213 - © NvdM - interconnect 13/03/28 8 modularity 46

Quadratic Wire Delay

Becomes linear with repeaters/buffers at fixed intervals

rc: independent of length
L: length of wire

l: length of segment
n: number of segments

TUD/EE ET4293 -digi- 1213 - © NvdM - interconnect 47



Area Requirements for Optimal Buffering

- p is the Rent's exponent
- wire length distribution according to Davis
- interconnect topology and number of gates taken from ITRS.

Optimal buffering is expensive in terms of area, up to 75% of the die area for a very complex circuit.

[Garcea and van der Meijs]

TUD/EE ET4293 -digi- 1213 - © NvdM - interconnect 48



- ### Other Interconnect/Repeater issues
- Optimal repeater sizing for power
 - Optimal repeater sizing for minimizing effects of interconnect variability
 - Optimize throughput of busses under area and/or power constraints
 - Throughput of busses under variability
 -
- TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 51

- ### Summary
- Capacitance
 - Area/perimeter model, coupling
 - Resistance
 - Sheet resistance
 - Interconnect delay
 - Delay metrics, rc delay, Elmore delay
- TUD/EE ET4293 -digic - 1213 - © NvdM - interconnect 13-Mar-28 52