

MODULE 7

MODULARITY

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 1

Outline

- Background on Modular Design
 - Hierarchy, reuse, regularity
 - Architecture, bit-slicing
- Adder Design
- (Multiplier Design)
- Shifter Design
- Layout Strategies (regularity)
- Design as a Trade-Off

contains a lot
of reminders

Get further appreciation of some
system level design issues

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 2

Anonymous Transistors


- Large Chips have $> 10^8$ transistors
- Cannot consider each transistor separately during design
- Large chips have many "anonymous transistors" [Chris Verhoeven]
- Assembled from pre-designed building blocks
 - Such as on chip memory blocks
 - Or other blocks ranging from adders to complete sub systems [e.g. MP3 decoder, memory, ...]
- Blocks are assembled from sub blocks, and so on
- Block types depend on architecture

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 3

Design Levels



7 - timing design

8 - modularity

6 - sequential


5 - combinational

4 - inverter

2 - devices

3 - process

Hierarchy - Modularity



TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 5

Modularity - Regularity


- Regularity at architecture level
- At logic level
- At transistor level
- At layout level
- Bit-slices, abutment, array-structures,

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 6


A Generic Digital Processor



TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 7




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 8

Itanium Integer Unit




Itanium has 6 integer execution units like this

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity


13/03/28

9

Itanium Integer Datapath



Bit-Sliced Design




Tile identical processing elements

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

11

Bit-Sliced Datapath



TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

12

Building Blocks for Digital Architectures

✓ Arithmetic unit

- Bit-sliced datapath (**adder**, multiplier, shifter, comparator, etc.)

✗ Memory

- RAM, ROM, Buffers, Shift registers

✗ Control


- Finite state machine (PLA, random logic.)
- Counters

✗ Input-Output

- Off-chip drivers, receivers

✗ Interconnect

- Switches
- Arbiters
- Bus



TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 13

Adder Design

- Adders are fundamental building blocks
 - Digital filtering (DSP): MP3 en/decoder, GSM, GPS, ...
 - Data processing
 - Multiplication
 - Address arithmetic
 - ...
- Good performance is key
- Many architectures
 - Static adder
 - Dynamic adder (Manchester Carry Chain)
 - Pipelined Adder
 - Carry-Bypass, Carry Lookahead, Carry Select
 - ...
- Design trade-offs, optimization
 - Architecture level
 - Logic level
 - Circuit level
 - Layout level


TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 14



Full-Adder



C _{in}	B	A	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


Add three one-bit numbers
Equivalently: count # 1's in A, B, C_i
Output as 2-bit number <C_{out} S>

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 15

The Ripple-Carry Adder




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 16

The Binary Adder



		C̄	C
		AB̄	AB
		AB̄	AB
		1	
		1	
			1
			1
			1

(a) SUM (b) CARRY

$$\begin{aligned} S &= A \oplus B \oplus C_i \\ &= \bar{A}\bar{B}C_i + \bar{A}B\bar{C}_i + A\bar{B}\bar{C}_i + ABC_i \end{aligned}$$

AND-OR expressions for sum and carry


$$C_0 = AB + BC_i + AC_i$$

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 17

Full Adder Logic



$$S = A \oplus B \oplus C_i$$

$$C_0 = AB + BC_i + AC_i = AB + (A \oplus B) C_i$$

Why is this not so good in CMOS?

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 18

Naïve Complementary CMOS Implementation

- Use DeMorgan to convert AND-OR expressions for SUM and CARRY to NAND-NAND
- $PQ + RS = \overline{P} \overline{Q} \overline{R} \overline{S}$ (example)

Transistor Count

3 × INVERT
3 × NAND-2
5 × NAND-3
1 × NAND-4

Q: What is advantage of NAND-NAND over NOR-NOR? Consider drive strength vs. area

$SUM = A'B'C_i + A'BC_i' + AB'C_i + ABC_i$

Can do better using more clever boolean factoring, but...

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 19

Nand/Nand vs Nor/Nor

Logical Effort

inverter $p=1, g=1$
 2-input NAND $p=2, g=4/3$
 2-input NOR $p=2, g=5/3$

p : ratio of intrinsic delay compared to inverter
 g : logical effort = ratio of inp. cap for same strength
 p, g independent of sizing, only topology of gate

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 20

Full-Adder Boolean Factoring

$$S = \overline{ABC}_i + \overline{AB}\overline{C}_i + \overline{A}\overline{BC}_i + ABC_i$$

$$= ABC_i + \overline{C}_i(A + B + C_i)$$

$$C_0 = AB + BC_i + AC_i$$

$$= AB + (A + B)C_i$$

C_{in}	B	A	C_{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 21

Improved Complementary Static Full Adder

28 Transistors

Carry logic
 $C_0 = AB + (A + B)C_i$

Sum logic
 $S = ABC_i + \overline{C}_i(A + B + C_i)$

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 22

Ripple-Carry Adder Delay

- Worst case delay through full carry path (ripple carry)
- Linear with the number of bits (N)
- $T_{adder} = (N-1) T_{carry} + \text{Max } (T_{carry}, T_{sum})$
- $T_{adder} = O(N)$ “ T_{adder} is of Order N” means linear with N
- Goal: Make the fastest possible carry path circuit







TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 23

Adder Evaluation

Carry Chain:


- Long PMOS chains
- High C at X
- 2 (inverting) stages

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 24



Mirror Adder - Carry Logic

A	B	C_i	S	C_o	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate



$$C_o(G, P) = G + PC_i$$


$$S(G, P) = P \oplus C_i$$

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity


13/03/28

8 modularity 31

Mirror Adder - Symmetrical Sum Logic



Dual Structure



Symmetrical Structure


TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 32

Mirror Adder - Symmetrical Sum Logic

A	B	C_i	S	C_o	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate




- No need to restrict topologies to strictly dual
- But must always obey Mutual Exclusion Principle (and in static CMOS, output must always be driven)

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 33

Mirror Adder - Complete.



- Symmetrical NMOS/PMOS chains ==> symmetrical timing
- Max 2 PMOS in series in carry chain
- High capacitance at X, but only one stage in carry ... and can optimize layout to reduce (diffusion) cap at X
- Transistors connected to C_i closest to output
- Only transistors in carry chain need size optimization for speed rest can be minimum size


TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 34

Mirror Adder

Stick Diagram




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

35

Transmission Gate Full Adder



TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28


36

$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$

$$\begin{aligned} &(\text{Generate}) G = AB \\ &(\text{Propagate}) P = A \oplus B \\ &(\text{Delete}) D = \bar{A} \bar{B} \end{aligned}$$

Manchester Carry Chain




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

37

Manchester Carry Chain




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

38

Manchester Carry Chain Delay



Given an expression of delay (symbols, not numbers)
as a function of the number of bits


TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 39

Manchester Carry Chain

Stick Diagram




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

40

Carry-Bypass Adder




Idea: If (P0 and P1 and P2 and P3 = 1)
then C_{03} = C_0, else "kill" or "generate".

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

41

Carry-Bypass Adder (cont.)




$$t_{\text{adder}} = t_{\text{setup}} + M \cdot t_{\text{carry}} + (N/M-1) \cdot t_{\text{bypass}} + (M-1) \cdot t_{\text{carry}} + t_{\text{sum}}$$

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

42

Carry Ripple versus Carry Bypass




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

43

Carry-Select Adder




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

44

Carry Select Adder: Critical Path



N bits, M bits/stage
 t_{carry} is delay per bit


$$t_{add} = t_{setup} + M t_{carry} + \left(\frac{N}{M}\right) t_{mux} + t_{sum}$$

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

45

Linear Carry Select



Assume unit delays per block, delays annotated as such

There is some slack


TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

46

Square Root Carry Select

P stages of increasing width



$$N = M + (M+1) + (M+2) + \dots + (M+P-1)$$

$$= MP + \frac{P(P-1)}{2} = \frac{P^2}{2} + P\left(M - \frac{1}{2}\right) \approx \frac{P^2}{2} \quad \text{if } N \gg M$$


$$P = \sqrt{2N} \Rightarrow t_{add} = t_{setup} + P \cdot t_{carry} + (\sqrt{2N}) t_{mux} + t_{sum}$$

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

47

Adder Delays - Comparison



TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

48

Multiplier Design

- Multipliers are fundamental building blocks **too**
 - Digital Signal Processing (**DSP**): MP3 en/decoder, GSM, GPS, ...
 - Data processing
 - Address arithmetic
 - ...
- Good performance is key, often they are the performance bottleneck
- Multipliers are complex **arrays of adders**
- Many architectures
 - Basic Array Multiplier
 - Bit-serial
 - Booth-encoding multiplier
 - Baugh-Wooley multiplier
 - Wallace tree multiplier
 - ...
- Design trade-offs, optimization
 - Architecture level, Logic level, Circuit level, Layout level

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity


13/03/28

8 modularity 49

The Binary Multiplication

$$X = \sum_{i=0}^{M-1} X_i 2^i \quad Y = \sum_{j=0}^{N-1} Y_j 2^j$$

$$\begin{aligned} Z &= X \times Y = \sum_{k=0}^{M+N-1} Z_k 2^k \\ &= \left(\sum_{i=0}^{M-1} X_i 2^i \right) \left(\sum_{j=0}^{N-1} Y_j 2^j \right) \\ &= \sum_{i=0}^{M-1} \left(\sum_{j=0}^{N-1} X_i Y_j 2^{i+j} \right) \end{aligned}$$



Example: $42 \times 11 = 462$

Each partial product formed by bitwise AND operation
Partial products are shifted before being added

Conclusion: similar to decimal multiplication


$$X_{10} \times Y_{10} = \sum_{i=0}^{M-1} \left(\sum_{j=0}^{N-1} X_i Y_j 10^{i+j} \right)$$

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 50

The Array Multiplier




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 51

The MxN Array Multiplier — Critical Path



$$t_{\text{mult}} \approx [(M - 1) + (N - 2)]t_{\text{carry}} + (N - 1)t_{\text{sum}} + t_{\text{and}}$$

Requires comparable carry and sum delays

→ Different adder architectures

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 52


Layout Strategies (regularity)

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 53

Bit-Sliced Design




- Tile identical processing elements
- Rows for each bit
- Columns for each function
- Control from top (often with control-slice)
- (Example orientation)

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 54

Layout Strategies for Bit-Sliced Datapaths




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 55

Layout of Bit-sliced Datapaths




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 56

Layout of Bit-sliced Datapaths (2)




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 57

Layout of Bit-sliced Datapaths (3)




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 58

Design as a Trade-Off



TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 59

VLSI Design.

- Select right structure
- Determine and optimize critical timing path for speed
- Optimize rest for area (cost) and/or power and/or design time
- Consider layout aspects

Regularity and modularity are a VLSI designer's best friends

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 60

Summary.

- Background on Modular Design
 - Hierarchy, reuse, regularity
 - Architecture, bit-slicing
- Adder Design
- Multiplier Design
- Shifter Design
- Layout Strategies (regularity)
- Design as a Trade-Off

Got further appreciation of some
system level design issues?