


MODULE 6

TIMING DESIGN



TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing

13/03/28

Outline

- Timing Design Background and Motivation
 - Delay variations, impact
 - Sequential circuits, synchronous design
 - Pipelining, metrics reminder
- The Clock Skew Problem
- Controlling Clock Skew
- Case Study

Get basic appreciation of some system level design issues

TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing

13/03/28


Design of LARGE Integrated Circuits

- Correct signal
 - Logic value
 - Right level (restoring logic, ...)
- At right place
 - Interconnect (R, C, L)
 - Busses
 - Off-chip drivers, and receivers
- At right time
 - How to cope with (uncertain) delay

TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing

13/03/28

For Reference: IBM Power 7 Chip, 775 supercomputer



2010
1.2 B transistors
45 nm
567 mm²
Max 4.25 GHz
4 threads / core
8 cores / chip
4 chips / module
8 modules / drawer
12 drawers / rack
170 racks / system

524,288 cores / sys
2,097,152 threads/ sys

TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing

13/03/28


Uncertain Delay

- Data-dependent Delay
- Short and long combinational paths
- Device parameters variations (§3.4)
 - Batch to batch V_t threshold voltage
 - Wafer to wafer k' transconductance
 - Die to die W, L dimensions
- Supply Variations
 - IR drop, dI/dt drop, ringing,
- Interconnect Delay
 - Don't know length of line during logic design
 - Delay at begin of line smaller than at end
 - Interconnect parameter variability

TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing

13/03/28

Delay Along a Wire





- Signal on RC line exhibits finite T_{Di} propagation speed
- Delay at beginning of line smaller than at end
- Follows from solving diffusion equation
- Elmore delay model also predicts propagation behavior (only approximately)

$$T_{Di} = \sum_{k=1}^N R_{i,k} C_k$$

■ Exercise: draw this graph for $N = 3$, $N = 6$, or use integration to solve limit for $N \rightarrow \infty$

TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing


13/03/28



- ### Impact of Uncertain Delay
- **Combinational circuits** will eventually **settle** at correct output values when inputs are stable
 - **Sequential circuits**
 - Have **state**
 - Must guarantee **storing of correct signals at correct time**
 - Require **ordered computations**
- TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 130328

- ### Sequential Circuits
- Sequential circuits require **ordered computation**
 - Several ways for **imposing ordering**
 - ✓ ■ **Synchronous** (clock)
 - ✗ ■ **Asynchronous** (unstructured)
 - ✗ ■ **Self-timed** (negotiation)
- Clock works like an orchestra conductor
- TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 130328

- ### Synchronous Design
- **Global Clock Signal**
 - Synchronicity may be **defeated** by
 - **Delay uncertainty** in clock signal
 - **Relative timing errors: clock skew**
 - **Slow logic paths**
 - **Fast logic paths**
- TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 130328



Sequential Circuit Timing.

$T_{clk} > t_{c-q} + t_{plogic} + t_{su}$
 $t_{plogic} = t_{p,add} + t_{p,abs} + t_{p,log}$

How to reduce T_{clk} ?

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28

Pipelined Laundry System

6 PM 7 8 9 10 11 Midnight
 Time
 30 40 40 40 40 20
 Task Order
 A
 B
 C
 D

Also: <http://en.wikipedia.org/wiki/Pipelining>

From <http://cse.stanford.edu/class/cs68c/colleagues/projects-00/risc/pipelining/index.html> which credited <http://www.ece.arizona.edu/~ece462/Lec03-pipe/>

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28

Pipelining

$T_{clk} > t_{c-q} + t_{plogic} + t_{su}$
 $T_{plogic} = t_{p,add} + t_{p,abs} + t_{p,log}$

Non-pipelined **Pipelined**

| Clock Period | Adder | Absolute Value | Logarithm |
|--------------|-------------|----------------|---------------------|
| 1 | $a_1 + b_1$ | | |
| 2 | $a_2 + b_2$ | $ a_1 + b_1 $ | |
| 3 | $a_3 + b_3$ | $ a_2 + b_2 $ | $\log(a_1 + b_1)$ |
| 4 | $a_4 + b_4$ | $ a_3 + b_3 $ | $\log(a_2 + b_2)$ |
| 5 | $a_5 + b_5$ | $ a_4 + b_4 $ | $\log(a_3 + b_3)$ |

$T_{clk} > t_{c-q} + \max(t_{p,add}, t_{p,abs}, t_{p,log}) + t_{su}$
 § 7.5

- Improve resource utilization
- Increase functional throughput

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28

Pipelining Observations

- Very popular/effective measure to increase functional throughput and resource utilization
- At the cost of increased latency
- All high performance microprocessors excessively use pipelining in instruction fetch-decode-execute sequence
- Pipelining efficiency may fall dramatically because of branches in program flow
 - Requires emptying of pipeline and restarting
 - Partially remedied by advanced branch prediction techniques
- There was an era when all was dictated by GHz marketing drive
 - All a customer asked was: "How many GHz?"
 - Or said: "Mine is ... GHz!"

Bottom line: more flip-flops, greater timing design problems

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28

The Clock Skew Problem

- In Single Phase Edge Triggered Clocking
- In Two Phase Master-Slave Clocking

§10.3.1







TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28


The Clock Skew Problem

Clock Rates $\gg 1$ GHz in CMOS

- Clock Edge Timing Depends upon Position
 - Because clock network forms distributed RC line with lumped load capacitances at multiple sites (see earlier slide)
- (Relative) Clock Skew $\delta = t_{\phi'} - t_{\phi''}$
- Clock skew can take significant portion of T_{clk}

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28





Clock Constraints in 2-Phase Design

$T \geq t_{\max} - \delta + T_{\phi12}$

$\delta \leq t_{\min} + T_{\phi12}$

- **Observe:**
 - Minimum Clock Period Determined by Maximum Logic Delay t_{\max} minus clock skew δ
 - plus $T_{\phi12}$ (0-0 Overlap Time)
 - Maximum Clock Skew Determined by Minimum Logic Delay plus $T_{\phi12}$
- **Conclude again:**
 - Negative skew reduces maximum performance
- **However:**
 - Positive skew can be made harmless by increasing $T_{\phi12}$
 - $T_{\phi12}$ reduces maximum performance

TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 13/03/28

Controlling Clock Skew Case Study

§10.3.3

TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 13/03/28

Countering Clock Skew Problems

- **Routing the clock in opposite direction of data (negative skew)**
 - Hampers performance
 - Dataflow not always uni-directional
 - Maybe at sub circuit (e.g. datapath) level
 - Other approaches needed at global chip-level
 - Useful skew (or beneficial skew) is serious concept
- **Enlarging non-overlap periods of clock [only with two-phase clocking]**
 - Hampers performance
 - Can theoretically always be made to work
 - Delay in clock network may require impractical/excessively large scheduled $T_{\phi12}$ to guarantee minimum $T_{\phi12}$ everywhere across chip
 - Is becoming less popular for large high performance chips

TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 13/03/28

Dataflow not unidirectional

- **Data and Clock Routing**
- **Cannot unambiguously route clock in opposite direction of data**
- **Need bounded skew**


TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 13/03/28

Need bounded Skew

- **Bounded skew most practical measure to guarantee functional correctness without reducing performance**
- **Clock Network Design**
 - Interconnect material
 - Shape of clock-distribution network
 - Clock driver, buffers
 - Clock-line load
 - Clock signal rise and fall times
 - ...

TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 13/03/28

H-tree Clock Network




- All blocks equidistant from clock source \Rightarrow **zero (relative) skew**
- Sub blocks should be small enough to ignore intra-block skew
- In practice perfect H-tree shape **not realizable**

Observe: Only Relative Skew Is Important

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28


Clock Network with Distributed Buffering



- Reduces absolute delay
 - Makes Power-Down easier
 - Easier of-chip communication
- Sensitive to variations in Buffer Delay

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28

Case Study: IBM Power 4 Chip



- $f_c > 1.3$ Ghz
- 0.18 μm (0.09 μm L_{eff})
- 174,000,000 transistors
- 6380 C4 pins (2200 signal)
- 115 W (@1.1 GHz, 1.5 V)

IBM J. Res. Dev. Vol 46 No. 1 Jan 2002

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28

Clock Distribution

Case Study: IBM Power 4 Chip




Figure 7

3D visualization of the entire global clock network. The x and y coordinates are chip x, y , while the z axis is used to represent delay, so the lowest point corresponds to the beginning of the clock distribution and the final clock grid is at the top. Widths are proportional to tuned wire width, and the three levels of buffers appear as vertical lines.

IBM J. Res. Dev. Vol 46 No. 1 Jan 2002

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28

Figure 8





Figure 8

Visualization of four of the 64 sector trees driving the clock grid, using the same representation as Figure 7. The complex sector trees and multiple-fingered transmission lines used for inductance control are visible at this scale.

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28



Power6 Clock Distribution



- Latency \sim cycle time

friedrich, isscc 2007

TUD/EE ET4293 - dgic - 1213 - © NvdM 06 Timing 13/03/28



- ### Timing Design
- Clocking Scheme is important design decision
 - Influences
 - Power
 - Robustness
 - Ease of design, design time
 - Performance
 - Area, shape of floor plan
 - Needs to be planned early in design phase
 - But is becoming design bottle neck nevertheless
 - Clock frequencies increase
 - Die sizes increase
 - Clock skew significant fraction of T_{clk}
 - Alternatives
 - Asynchronous or self-timed
- Not in this course 😊
- TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 13/03/28

- ### More Clocking Issues
- Clock power (~ 30 % of total chip power)
 - Asynchronous design
for reasons of power, and variability
 - Resonant clocking
Use principles of (buck) converters to recycle energy
 - Multiple clock domains, power domains, sleep states
- for standby modes
- for integrating IP
- TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 13/03/28

- ### Summary
- Timing Design Background and Motivation
 - Delay variations, impact
 - Sequential circuits, synchronous design
 - Pipelining, metrics reminder
 - The Clock Skew Problem
 - In single Phase Edge Triggered Clocking
 - In Two Phase Master-Slave Clocking
 - Controlling Clock Skew
 - Case Study
- Got basic appreciation of some system level design issues?
- TUD/EE ET4293 - digic - 1213 - © NvdM 06 Timing 13/03/28