

COMBINATIONAL LOGIC


TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 1

Combinational Logic - Outline

- Conventional Static CMOS basic principles
 - Complementary static CMOS
 - Complex Logic Gates
 - VTC, Delay and Sizing
 - Ratioed logic
 - Pass transistor logic
- Dynamic CMOS gates


TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 2

Combinational vs. Sequential Logic



(a) Combinational

Output = $f(In)$



(b) Sequential

Output = $f(In, History)$

§ 6.2

TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 3


Complementary static CMOS

- Complex Logic Gates
- VTC, Delay and Sizing


TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 4

Complementary Static CMOS

example



generic



PMOS Only

NMOS Only


$F = \overline{G}$

- Conduction of PDN and PUN must be mutually exclusive (Why?)
- Pull-up network (PUN) and pull-down network (PDN) are dual


§ 6.2.1

TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 5

2-input Nand/Nor



$Y = \overline{A \text{ AND } B}$



$Y = \overline{A \text{ OR } B}$

TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 6

Mutual Exclusive PDN and PUN

$Out = (AB + C)'$

C	B	A	P D N	P U N	Out
0	0	0	?	1	1
0	0	1	?	1	1
0	1	0	?	1	1
0	1	1	0	?	0
1	0	0	0	?	0
1	0	1	0	?	0
1	1	0	0	?	0
1	1	1	0	?	0

PDN Off / PUN On (for rows 1-3)
 PUN Off / PDN On (for rows 4-7)

For all Complementary Static CMOS Gates, either the PUN or the PDN is conducting, but never both.

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 7

Complementary Static CMOS (2)

- Conduction of PUN and PDN must be **mutually exclusive**
- PUN is **dual (complement)** network of PDN
series \leftrightarrow parallel
nmos \leftrightarrow pmos
- Complementary gate is **inverting**
- No static power dissipation
- Very robust
- Wide noise margin
- Need 2N transistors for N-input gate

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 8

NMOS vs. PMOS, pull-down vs. pull-up

- PMOS is better pull-up
- NMOS is better pull-down

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 9

Bad Idea

Exercise: Determine logic function
 Determine V_{out} for $V_{in} = V_{DD}$ and $V_{in} = V_{SS}$
 Why is this a bad circuit?

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 10

CMOS Gate is Inverting

Assume full-swing inputs (high = V_{DD} , low = V_{SS})

- Highest output voltage of NMOS is $V_{GS} - V_{Tn} = V_{DD} - V_{Tn}$
- An 1 on NMOS gate can produce a **strong 0** at the drain, but not a strong 1
- Lowest output voltage of PMOS is $V_{DD} + V_{GS} - V_{Tp} = |V_{Tp}|$ (with $V_{GS}, V_{Tp} < 0$ for PMOS)
- An 0 on PMOS gate can produce a **strong 1** at the drain, but not a strong 0
- Need NMOS for pull-down, PMOS for pull-up
A 1 at input can pull-down, 0 at input can pull-up

Inverting behavior For a non-inverting Complementary CMOS Gate, you can only use 2 inverting gates

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 11

Implementation of Combinational Logic

■ How can we construct an arbitrary combinational logic network in general, using NMOS and PMOS transistors (using Complementary static CMOS)?

■ Example: $Y = \overline{(A + BC)D}$

■ Remember: only inverting gates available

Ex. 6.2

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 12

Implementation of Combinational Logic

- Example: $Y = \overline{(A + BC)}D$
- Remember: only inverting gates available
- Logic depth: number of gates in longest path \Rightarrow DELAY

transistors logic depth

- {TPS}: Can this be improved? If so, how?

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 13

Improved Gate Level Implementation

- Using DeMorgan $A + BC = \overline{\overline{A} \cdot \overline{BC}}$

transistors Logic depth

- {TPS}: Can this be further improved?

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 14

Complex CMOS Logic Gates

- Restriction to basic NAND, NOR etc. **not necessary**
- Easy to synthesize **complex gates**

transistors: 8
Logic depth: 1

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 15

How to Synthesize Complex Gates

$Y = \overline{(A + BC)}D$

- Using tree representation of Boolean function
- Operator with branches for operands
- As a **series-parallel** network

	PDN	PUN
AND	Series	Parallel
OR	Parallel	Series

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 16

Complex Gate Synthesis Example

$\overline{Y} = (A + (BC))D$

Recipe

- Write $Y = f(\text{inputs})$
- Decompose f in tree form
- Realize tree branches according to table at bottom-left
- Use inverted inputs if necessary

	PDN	PUN
AND	Series	Parallel
OR	Parallel	Series

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 17

And-Or-Invert Gate

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 18

And-Or-Invert Example

■ From a Truth-Table: take 0-outputs

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

→ $\bar{A}BC$

→ $A\bar{B}C$

$\bar{Y} = \bar{A}BC + A\bar{B}C$

\bar{A}, \bar{B} to be created with extra inverters (or by restructuring previous circuits)

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 19

And-Or-Invert Improvement

$Y = \bar{A}BC + A\bar{B}C$
12 transistors

$Y = (\bar{A}B + A\bar{B})C$
10 transistors

2-level logic minimization: boolean algebra technique

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 20

CMOS Complex Gate Sizing

2 trans. in series

3 trans. in series

- Function of gate independent of transistor sizes: ratio-less
- But current-drive capability (timing) depends on transistor sizes
- Worst-case current-drive depends on number of transistors in series

$Y = \overline{(A + BC)D}$

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 21

CMOS Complex Gate Sizing

- Assume all transistors will have minimum length L
- Determine W_n for PDN transistor of inverter that would give the desired 'drive strength'
- For each transistor in PDN of complex gate do the following:
 - Determine the length l of the longest PDN chain in which it participates
 - Set $W = l W_n$
- Repeat this procedure for PUN, using W_p for PUN transistor of inverter.

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 22

Gate Sizing

- W/L ratios
- what are the W/L of 2-input NAND for the same drive strength?

0-th order calculation

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 23

Gate Sizing

$Y = A(B+C)+D$

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 24

Exercise

(a)

(b)

Exercise:

- Perform gate sizing of (a) for nominal drive strength equal to that of min size inverter, assume PU/PD = 3
- Determine PUN of (b)
- Perform gate sizing of (b) for same drive strength (same PU/PD)
- Compare sum of gate areas in (a) and (b). Note: area ~ width

TUD.EE ET4293 digc - 12/13 - © NvdM - 04 Combinational 13/03/14 25

Avoid Large Fan-In

C linear in N
R linear in N
Delay ∝ RC quadratic in N

-Transistor Sizing
 -Progressive Transistor Sizing
 -Input Re-Ordering
 -Logic Restructuring

Empirical
Delay = a₁FI + a₂FI² + a₃FO

TUD.EE ET4293 digc - 12/13 - © NvdM - 04 Combinational 13/03/14 26

Data-Dependent Timing

$t_{PHL} = 0.69R_N C_L$
 $t_{PLH} = 0.69R_P C_L$

You should be able to identify the transistor paths that charge or discharge C_L and calculate resulting RC delay model, including effects of wires and fan-out

$t_{PHL} = 0.69(R_N \times 2)C_L$ **Series connection**
 $t_{PLH} = 0.69R_P C_L$ **One input goes low**

$t_{PHL} = 0.69(R_P/2)C_L$ **Two inputs go low, parallel connection**

TUD.EE ET4293 digc - 12/13 - © NvdM - 04 Combinational 13/03/14 27

2nd Order Effects

- Much more to say about performance of static gates
- Simulator can give accurate answer
- Understanding needed to make design decisions

- Data-dependent VTC
- Data-dependent Timing

TUD.EE ET4293 digc - 12/13 - © NvdM - 04 Combinational 13/03/14 28

Data-dependent VTC: 2nd order effects

- Charge at 'int'
- Body effect in M₂
- Short-circuit currents

(TPS):
 Explain VTC difference between I and II

TUD.EE ET4293 digc - 12/13 - © NvdM - 04 Combinational 13/03/14 29

Data-dependent Timing

Input Data Pattern	Delay (pS)
A = B = 0 → 1	69
A = 1, B = 0 → 1	62
A = 0 → 1, B = 1	50
A = B = 1 → 0	35
A = 1, B = 1 → 0	76
A = 1 → 0, B = 1	57

A = 1, B = 1 → 0: need to charge *int*
 A = 1 → 0, B = 1: *int* does not need to be charged
 A = 1 → 0, B = 1: twice the pull-up strength

(TPS):
 Explain differences in t_{PLH}

TUD.EE ET4293 digc - 12/13 - © NvdM - 04 Combinational 13/03/14 30

LOGICAL EFFORT

TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 31

Combinational Path Sizing for Timing

Given: C_L, S_1
 Determine S_2, S_3, S_4 to minimize delay

We know how to optimally size string of inverters:
 make equal stage delays
(TPS): What is different in comparison to string of inverters?

TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 32

Recap: Inverter Delay

S : relative size of inverter

$R_0, C_g, \gamma C_g$: output res, input cap and output cap of min size inverter

TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 33

Recap: Inverter Delay

$R_0, C_g, \gamma C_g$: output res, input cap and output cap of min size inverter

$$t_p = \frac{R_0}{S} (\gamma C_g S + C_{ext})$$

$$= \gamma R_0 C_g \left(1 + \frac{C_{ext}}{\gamma S C_g} \right) = t_{po} \left(1 + \frac{C_{ext}}{\gamma C_{in}} \right) \text{ with } C_{in} = S C_g$$

$$= t_{po} \left(1 + \frac{f}{\gamma} \right) \text{ with } t_{po} = \gamma R_0 C_g \quad f = \frac{C_{ext}}{C_{in}}$$

t_{po} : Delay of unloaded inverter, independent of sizing

TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 34

Inverter Delay Summary

$$t_p = \frac{R_0}{S} (\gamma C_g S + C_{ext}) = t_{po} \left(1 + \frac{f}{\gamma} \right) \text{ with } t_{po} = \gamma R_0 C_g, f = \frac{C_{ext}}{C_{in}}$$

$$d = 1 + f/\gamma \text{ In units of } t_{po}$$

- R_0 Equivalent output resistance of min size inverter
- C_g Input cap of min size inverter
- $C_0 = \gamma C_g$ Drain (and Miller) cap of min size inverter
- S Size of inverter (relative to min inverter)
- f electrical effort – ratio between C_{load} and C_{in}
- γ ratio of drain cap to gate cap
- t_{po} intrinsic delay - delay of unloaded inverter
- $t_{po} \approx 20$ ps for a 250 nm process, $t_{po} \approx 5$ ps for a 45 nm process
- d normalized delay = t_p/t_{po}

TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 35

Path delay is minimized if all stage delays are equal

For string of inverters:
 when ratio of load cap over input cap is identical for each stage

If C_g = input cap of inverter with size 1 (minimum size):

$$\frac{S_2 C_g}{C_{in}} = \frac{S_2 C_g}{S_1 C_g} = \frac{S_2}{S_1} = \frac{S_3}{S_2} = \frac{S_4}{S_3} = \frac{C_{load}}{S_4 C_{inv}}$$

TUD.EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 36

Logical Effort Methodology

Inverter delay: $d_{inv} = 1 + f/\gamma$

Gate delay: $d_{gate} = p + gf/\gamma = p + h/\gamma$ In units of t_{p0}

Logical Effort Methodology Definitions:

- p** parasitic delay
 - ratio of intrinsic delay compared to inverter
 - ratio of output cap for same drive strength
- g** logical effort
 - how much more load the gate creates
 - ratio of input cap for same drive strength
- h** gate effort, $h = gf$

[Logical Effort – Designing Fast CMOS Circuits, Sutherland, Sproul, Harris]
Beware: compared to most texts, incl. Sutherland, Rabaey swaps definition of f and h

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 37

Intrinsic, Parasitic Delay

p parasitic delay - ratio of intrinsic delay compared to inverter

p is ratio of output capacitances if gate is sized for identical drive strength

p_{nand} is $(2+2+2)/(2+1) = 2$

$d_{gate} = p + gf/\gamma$

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 38

Logical Effort

g logical effort: how much load a gate provides relative to inverter for same drive strength

g ratio of input cap (per pin) if gate is sized for identical drive strength

g_{nand} is $(2+2)/(2+1) = 4/3$

$d_{gate} = p + gf/\gamma$

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 39

Logical Effort

p ratio of intrinsic delay compared to inverter

g logical effort – ratio of inp. cap for same strength

p, g independent of sizing, only topology of gate

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 40

Delay vs Fan-Out

$d_{gate} = p + gf/\gamma$

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 41

Multistage Networks

$Delay = \sum_{i=1}^N (p_i + g_i \cdot f_i)$

Normalized w.r.t. unit delay, assume $\gamma = 1$

Stage effort: $h_i = g_i f_i$

Path electrical effort: $F = f_1 f_2 \dots f_N = C_{out}/C_{in}$

Path logical effort: $G = g_1 g_2 \dots g_N$

Path effort: $H = GF$

Path delay: $D = \sum d_i = \sum p_i + \sum h_i$

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 42

Optimum Effort per Stage

When each stage bears the same effort, optimal effort h_* :

$$h_*^N = H$$

$$h_* = \sqrt[N]{H}$$

Stage efforts: $g_1 f_1 = g_2 f_2 = \dots = g_N f_N = h$

Effective fanout of each stage: $f_i = h_* / g_i$

Minimum path delay larger fanout for simpler stages

$$\hat{D} = \sum (g_i f_i + p_i) = NH^{1/N} + P$$

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 43

Combinational Path Sizing for Timing

$S_1 = 1, C_L = 36.45$

$g_1=1$	$g_2=4/3$	$g_3=5/3$	$g_4=1$	$G = \Pi g_i = 20/9$
$f_1=S_2$	$f_2=S_3/S_2$	$f_3=S_4/S_3$	$f_4=36.45/S_4$	$F = \Pi f_i = 36.45$

$H = FG = 81 \quad h_* = \sqrt[4]{81} = 3$

$f_1 g_1 = 3 \Rightarrow S_2 = 3$

$f_2 g_2 = 3 \Rightarrow S_3 = 27/4 = 6.75$

$f_3 g_3 = 3 \Rightarrow S_4 = 12.15$

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 44

Combinational Path Sizing for Timing

$S_1 = 1, C_L = 36.45$

$f_1 g_1 = 3 \Rightarrow S_2 = 3 \quad f_2 g_2 = 3 \Rightarrow S_3 = 27/4 = 6.75 \quad f_3 g_3 = 3 \Rightarrow S_4 = 12.15$

	INV	NAND	NOR	INV
Width of N:	1	$3 \times 3/2 = 4.5$	$3 \times 6.75/5 = 4.05$	$3 \times 12.15/3 = 12.15$
Width of P:	2	$3 \times 3/2 = 4.5$	$3 \times 4 \times 6.75/5 = 16.2$	$3 \times 2 \times 12.15/3 = 24.3$
Nrmlzd C_m	1	$9/3 = 3$	$20.25/3 = 6.75$	$36.45/3 = 12.15$

$f_1 = 3 \quad f_2 = 3/g_2 \quad f_3 = 3/g_3 \quad f_4 = 3$

$C_L = 36.45 C_m$

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 45

Logical Effort - Summary

- Numerical logical effort characterizes gates
- Inverters and NAND2 best for driving large caps
- NANDs are faster than NORs in CMOS
- Extension needed (see book) for **branching**
- Simplistic delay model
 - Neglects input rise time effects
- Interconnect
 - Iteration required in designs with wire
- Maximum speed only
 - Not minimum area/power for constrained delay

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 46

DYNAMIC POWER DISSIPATION

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 47

Dynamic Power Dissipation

Power = Energy/transition • Transition rate

$$= C_L V_{DD}^2 \cdot f_{0 \rightarrow 1}$$

$$= C_L V_{DD}^2 \cdot f \cdot p_{0 \rightarrow 1}$$

$$= C_{switched} V_{DD}^2 \cdot f$$

- Transistor Sizing
 - Physical capacitance
- Input and output rise/fall times
 - Short-circuit power
- Threshold and temperature
 - Leakage power
- Switching activity

- Power dissipation is data dependent – depends on the switching probability $p_{0 \rightarrow 1}$
- Switched capacitance $C_{switched} = p_{0 \rightarrow 1} C_L = \alpha C_L$ (α is called the **switching activity**)

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 48

Transition Probability

$p_{A=1} = p_A$: given probability of value of signal A being 1 in any clock cycle
 $p_{A=0} = p_{A'}$: given probability of value of signal A being 0 in any clock cycle
 Note the 'prime (for inversion of signal)

Transition probability:
 Probability of 1 to 0 or 0 to 1 transition at clock edge: $\alpha = p_A(1-p_A) = p_A p_{A'}$

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 49

Impact of Logic Function

Example: Static 2-input NAND gate

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Assume **signal probabilities**
 $p_{A=1} = 1/2$
 $p_{B=1} = 1/2$

Then **transition probability**
 $\alpha = p_{0 \rightarrow 1} = p_{Out=0} \times p_{Out=1}$
 $= 1/4 \times 3/4 = 3/16$

If inputs switch every cycle
 $\alpha_{NAND} = 3/16$

NOR gate yields similar result

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 50

Impact of Logic Function

Example: Static 2-input XOR Gate

A	B	Out
0	0	0
0	1	1
1	0	1
1	1	0

Assume **signal probabilities**
 $p_{A=1} = 1/2$
 $p_{B=1} = 1/2$

Then **transition probability**
 $p_{0 \rightarrow 1} = p_{Out=0} \times p_{Out=1}$
 $= 1/2 \times 1/2 = 1/4$

If inputs switch in every cycle
 $P_{0 \rightarrow 1} = 1/4$

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 51

Signal and Transition Probabilities OR Gate

p_A : Probability of A being 1
 p_B : Probability of B being 1

A		0	1	
B	0	1	0	1
A OR B	0	1	1	1

Probability of Output being 0: $(1-p_A)(1-p_B)$
 Probability of Output being 1: $(1-(1-p_A)(1-p_B))$

Transition probability: $\alpha = (1-p_A)(1-p_B)(1-(1-p_A)(1-p_B))$

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 52

Signal and Transition Probabilities AND Gate

p_A : Probability of A being 1
 p_B : Probability of B being 1

A		0	1	
B	0	1	0	1
A AND B	0	0	0	1

Probability of Output being 0: $(1-p_A)(1-p_B)$
 Probability of Output being 1: $p_A p_B$

Transition probability: $\alpha = (1-p_A)(1-p_B)p_A p_B$

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 53

Transition Probabilities for Basic Gates

As a function of the input probabilities

	$A = p_{0 \rightarrow 1}$
AND	$(1 - p_A p_B) p_A p_B$
OR	$(1 - p_A)(1 - p_B)(1 - (1 - p_A)(1 - p_B))$
XOR	$(1 - (p_A + p_B - 2p_A p_B))(p_A + p_B - 2p_A p_B)$

Activity for static CMOS gates: $\alpha = p_0 p_1$
 Because of symmetry: AND \leftrightarrow NAND, OR \leftrightarrow NOR

TUD/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 54

Evaluating Power Dissipation of Complex Logic

Simple idea: start from inputs and propagate signal probabilities to outputs

$p_y = 0.9 \times 0.5 \times 0.1 = 0.045$
 $\alpha = 0.045 \times (1 - 0.045) = 0.043$

$\alpha = 0.0099$

0.1, 0.5, 0.9, 0.1, 0.1, 0.5, 0.5

0.045, 0.99, 0.25, 0.989

But:
 Reconvergent fanout
 Feedback and temporal/spatial correlations

13/03/14

Reconvergent Fanout (Spatial Correlation)

Inputs to gate can be interdependent (correlated)

no reconvergence: $p_z = 1 - p_x p_B = 1 - (1 - p_A) p_B$

reconvergent: $p_z = 1 - (1 - p_A) p_A$?
 NO!
 $p_z = 1$

Must use conditional probabilities
 $p_z = 1 - p_A \cdot p(X|A) = 1$
 (probability that X=1 given that A=1)

Becomes complex and intractable real fast

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 56

Glitching in Static CMOS

Analysis so far did not include timing effects

ABC: 101, 000

X, Z

Glitch

Gate Delay

The result is correct, but extra power is dissipated

Also known as dynamic hazards:
 "A single input change causing multiple changes in the output"

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 57

Example: Chain of NAND Gates

1, Out1, Out2, Out3, Out4, Out5

Voltage (V) vs Time (ps)

3.0, 2.0, 1.0, 0.0

0, 200, 400, 600

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 58

What Causes Glitches?

A, B, C, D, X, Y, Z

Uneven arrival times of input signals of gate due to unbalanced delay paths

Solution: balancing delay paths!

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 59

Complimentary CMOS Gates - Summary

- Full rail-to-rail swing; high noise margins
- Logic levels not dependent upon the relative device sizes; ratioless
- Always a path to Vdd or Gnd in steady state; low output impedance
- Extremely high input resistance; nearly zero steady-state input current
- No direct path steady state between power and ground; no static power dissipation
- Need 2N transistors for N-input gate

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 60

RATIOED LOGIC

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 61

Pseudo NMOS Ratioed Logic

- ☺ Reduced area
- ☺ Reduced capacitances
- ☺ Increased V_{OL}
- ☺ Reduced noise margins
- ☺ Static dissipation

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 62

Ratioed Logic V_{OL} Computation

Exercise: verify these assumptions/steps

$I_{Dn} \text{ (linear)} = I_{Dp} \text{ (saturation)}$

$$k_n \left((V_{DD} - V_{Tn}) V_{OL} - \frac{V_{OL}^2}{2} \right) = k_p \left((-V_{DD} - V_{Tp}) V_{DSAT} - \frac{V_{DSAT}^2}{2} \right)$$

Ignore quadratic terms (they are relatively small)

$$k_n (V_{DD} - V_{Tn}) V_{OL} \approx k_p (-V_{DD} - V_{Tp}) V_{DSAT}$$

Ignore, because approximately equal

$$V_{OL} \approx \frac{k_p}{k_n} |V_{DSAT}| \approx \frac{\mu_p W_p}{\mu_n W_n} |V_{DSAT}|$$

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 63

Pseudo NMOS Ratioed Logic

Performance of a pseudo-NMOS inverter

Size	V_{OL} [V]	Power [μ W]	t_{pLH} [ps]
4	0.693	564	14
2	0.273	298	56
1	0.133	160	123
0.5	0.064	80	268
0.25	0.031	41	569

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 64

Pseudo NMOS Ratioed Logic

Differential Cascode Voltage Switch Logic (DCVSL)

- ☺ Rail-to-rail swing
- ☺ No static dissipation
- ☺ Ratioed
- ☺ Cross-over currents
- ☺ Wiring

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 65

PASS TRANSISTOR LOGIC PASS GATE LOGIC

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 66

Pass Transistor Logic

- Save area, capacitances
- Need complementary inputs (extra inverters)

But remember:

NMOS vs. PMOS, pull-down vs. pull-up

PMOS is better pull-up
NMOS is better pull-down

§ 6.2.3

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 67

Pass Transistor Logic

- Save area, capacitances
- Need complementary inputs (might mean extra inverters)
- Reduced V_{OH} , noise margins
- $V_{OH} = V_{DD} - (V_{Tn0} + \gamma(\sqrt{|2\phi_f| + V_{OH}}) - \sqrt{|2\phi_f|})$
- Static dissipation in subsequent static inverter/buffer
- Disadvantages (and advantages) may be reduced by complementary pass gates (NMOS + PMOS parallel)

{TPS}: Why is there static dissipation in next conventional gate?

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 68

Pass Transistor Logic

- Level restoring circuit

Level restoring circuit

- Rail-to-rail swing
- No static dissipation
- Rationed – use with care
- Increased capacitance

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 69

Exercise

- Discuss what happens when you connect the output of a single pass-transistor (not a pass-gate) to the input of another pass-transistor stage (i.e. the gate of another pass-transistor). Why should you never use such a circuit?

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 70

Pass Gates (Transmission Gates)

- use an N-MOS and a P-MOS in parallel

- Pass gates eliminate some of the disadvantages of simple pass-transistors
 - Eliminates reduced noise margins & static power consumption
- Disadvantages of pass gate:
 - Requires both NMOS and PMOS in different wells, both true and complemented polarities of the control signal needed, increases node capacitance
- Design remains a trade-off!

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 71

Pass Transistor Logic

$$t_p(V_n) = 0.69 \sum_{k=0}^n kCR_{eq} = 0.69CR_{eq} \frac{n(n+1)}{2}$$

- Propagation delay is proportional to n^2
- Insert buffers
- In current technologies, m_{opt} is typically 3 or 4

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 72

Pass Transistor Logic

- Most typical use: for multiplexing, or path selecting
- Assume in circuit below it is required to either connect A or B to Y, under control by S
- $Y = AS + BS'$ (S' is easier notation for S-bar = S-inverse = \overline{S})
- $Y = ((AS)' (BS)')$ allows realization with 3 NAND-2 and 1 INV: 14 transistors
- Pass gate needs only 6 (or 8) transistors

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 75

Dynamic CMOS gates

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 74

Static vs. Dynamic CMOS Circuits

Static

- At every point in time (except during the switching transients) each gate output is connected to either V_{DD} or V_{SS} via a low-resistive path.
- The outputs of the gates assume at all times the value of the Boolean function, implemented by the circuit (except during switching periods)
- Require $2N$ transistors for N inputs (fan-in of N)

Dynamic

- Output not permanently connected to V_{DD} or V_{SS}
- Output value partly relies on storage of signal values on the capacitance of high impedance circuit nodes.
- Input only active when clock is active
- Requires $N+2$ transistors for N inputs

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 75

Dynamic Gate

Two phase operation

- Precharge (CLK = 0)
- Evaluate (CLK = 1)

- Only look at output after evaluation phase
- On rhythm of global clock
- Example: use edge-triggered FF with trigger on 1→0 transition of clock to sample logical value

§ 6.3

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 76

Conditions on Output

- Only one output transition per clock cycle, after CLK 0→1. It cannot be charged again until the next precharge operation
- Inputs to the gate can make at most one transition during evaluation
- Output can be in the high impedance state during and after evaluation (PDN off), state is stored on C_L

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 77


Properties of Dynamic Gates (1)

- Logic function is implemented by the PDN only
- Number of transistors is $N + 2$ (versus $2N$ for static complementary CMOS)
- Full swing outputs ($V_{OL} = V_{SS}$ and $V_{OH} = V_{DD}$)
- Nonratioed – sizing of the devices is not important for proper functioning

TU/EE ET4293 digic - 12/13 - © NvdM - 04 Combinational 13/03/14 78


Properties of Dynamic Gates (2)

- **Faster switching speeds**
 - reduced capacitive load to predecessor (only PDN)
 - reduced internal capacitance (drain cap. of only one pull-up)
- **Low noise margin (NM_L)**
 - PDN starts to work as soon as the input signals exceed $V_{TN} \Rightarrow V_M$ and V_{IL} equal to V_{TN}




Properties of Dynamic Gates (3)

- Needs a **precharge clock**
- {TPS} compare power of dynamic vs static CMOS: higher or lower
- Overall power **dissipation** usually **significantly higher** than static CMOS
 - ⊙ **Reduced capacitance**
 - ⊙ **no static current path** ever exists between V_{DD} and GND (including P_{sc})
 - ⊙ **no glitching**
 - ⊙ **higher transition probabilities**
 - ⊙ **extra load on CLK**




Issues in Dynamic Design (1)

- **Charge leakage** – via reversed-biased diffusion diodes and subthreshold leakage
 - Precharge
 - Evaluate
- **Static bleeders**
 - Same approach as level restorer for pass-transistor logic




Issues in Dynamic Design (2)

- **Charge redistribution**
 - Charge stored originally on C_L is redistributed (shared) over C_L and C_A leading to reduced robustness
 - If $\Delta V_{out} > V_{tn}$ then V_{out} and V_x reach the same value
 - $$\Delta V_{out} = -V_{DD} \frac{C_A}{C_A + C_L}$$
 - Target is to keep $\Delta V_{out} < |V_{tp}|$ since output may drive a static gate




Issues in Dynamic Design (2)







- **Solution to charge redistribution**
 - Pre-charge internal nodes using a clock-driven PMOS transistor (at the cost of increased area and power)




Issues in Dynamic Design (3)

- **Backgate Coupling**
 - This node drops below VDD, potentially leading to partial turn-on of M1





Differential (Dual Rail) Domino Logic



Solves the problem of non-inverting logic

Summary

- Conventional Static CMOS basic principles
 - Complementary static CMOS
 - Complex Logic Gates
 - VTC, Delay and Sizing
 - Ratioed logic
 - Pass transistor logic
- Dynamic CMOS gates