

Module 2: Process

Fundamental Technology

Real men own fabs.

W.J. Saunders III, Chairman and CEO of Advanced Micro Devices Inc.

Building a new fab is like playing Russian roulette. When you build a fab, you hold the gun to your head, pull the trigger and wait three years to see if you're dead.

Unnamed IC company executive. (Integrated Circuit Design, September 1996)


Outline

- **CMOS Processing**
 - **Wafer Production**
 - **CMOS Process Outline**
 - **Photolithography**
 - **Material Deposition & Removal**
 - **Oxide Growth & Removal**
- **Layout Design**
 - **Layer map**
 - **Layout examples**
 - **Stick diagrams**
- **Design Rules**
 - **Only very briefly**


CMOS Processing

- Overview
- Photolithography
- Material Deposition & Removal
- Oxide Growth & Removal

IC Technology




- cleaning
- deposition
- apply photoresist
- exposure
- development
- etching
- remove resist




Multiple cycles, 100's STEPS in total

Another Overview of Semiconductor Processing





Wafer Processing – Czochralski Method

- Start with crucible of molten silicon ($\approx 1425^{\circ}\text{C}$)
- Insert crystal **seed** in melt
- Slowly rotate/raise seed to form single crystal **boule**
- After cooling, slice boule into **wafers** & polish



Wafer Structure




Die - Single IC chip




**300 mm
wafer
(sematech)**

CMOS Process Outline

MOS Transistor




Position of switch depends on gate to source voltage




V_{GS}	NMOS	PMOS
hi	closed	open
lo	open	closed

How Patterns on a Chip are Created

- **Basic Principle: Photolithography**
 - Like **projecting an image** through a photographic negative (or positive)
- Coat wafer with **Photoresist**
- **Shine UV light** through glass mask
- **Develop:** dunk in acid to remove exposed areas ("pos.") or unexposed areas ("neg.")




Example: Etching Step, opening of SiO₂



Etching is for removal of material, similar masking principles for deposition (adding of material)


Oxidation

- **SiO₂ formed by oxidation**
 - **Wet oxidation: heat with water (900°C - 1200 °C)**
 - **Dry oxidation: heat with pure oxygen (1200 °C)**
- **Oxide occupies more volume**
- **Alternative: deposition**




Adding Materials

- **Add materials on top of silicon**
 - Polysilicon
 - Metal
 - SiO_2
- **Methods**
 - Vapor deposition
 - Sputtering (Metal ions)




Patterning Added Materials

- Add material to wafer
- Coat with photoresist
- Selectively remove photo resist (PR), after exposure through mask
- Remove unprotected (by PR) material
- Remove remaining PR





Diffusion

- **Modify electrical properties of Si:**
 - **N-type** (extra electrons)
 - **or p-type**
(fewer electrons \Leftrightarrow extra holes)
- Introduce **dopant** via epitaxy or ion implant e.g. Arsenic (N), Boron (P)
- Allow dopants to **diffuse**
- Block diffusion in selective areas using oxide or PR (photo-resist)
- Diffusion spreads both vertically, horizontally




CMOS – *Complementary* Metal Oxide Semiconductor Technology

2 Distinct Transistor Types



- “on” when V_g is high
- With **n-type s/d**
- **Electrons (n)** as carrier
- Built in **p-type Si**


- “on” when V_g is low
- With **p-type s/d**
- **Holes (p)** as carrier
- Built in **n-type Si**



n-well (for PMOS) in p-type substrate (for NMOS)


Outline of Process Flow

First place **n-well** to provide properly-doped substrate for n-type, p-type transistors :



Outline of Process Flow, cont'd


Pattern **gate** next, to later act as a mask for source and drain diffusions:



Outline of Process Flow, cont'd



Add **s/d diffusions**, performing **self-masking** by poly gate:

Poly also works as a mask, ensuring good alignment of s/d to gate



TPS

- What is the cause of x_d ?
- Why do we want it?




NMOS transistor

PMOS transistor

Outline of Process Flow, cont'd


Add **s/d diffusions**, performing self-masking by poly gate:



Outline of Process Flow, cont'd


Start adding **metal layers**:

Via: contact hole between metal layers




Similar for subsequent metal layers

Cross-section of IBM CU process




IBM Dual Damascene Metal Deposition




[<http://www.tms.org/pubs/journals/JOM/9903/Frear-9903.fig.5.lg.gif>]

CMP – Chemical Mechanical Polishing




Metal CMP Variability Effects

- **Systematic, layout-process interaction**
- **Die-level**
- **Effect can be modeled with 'local layout density' concept**
- **(Effective) metal height**
- **Density function from selectivity of chemical polishing combined with mechanical/chemical 'protection' from dielectric**
 - **Wide metal sensitive to thinning**
 - **Narrow dielectric sensitive to erosion**



Interconnect Examples (motorola, ibm)



IC Recipe Precisely Fixed

- Process conditions (temperature, time, concentration, ...) **very critical**
- Many **strong compatibility** issues of materials and processes
- Very expensive and **difficult to tune**
- Very expensive **equipment** and facilities
- Need **Billions** of turnover for break-even

Complex Lithographic Process

- **Example: ASML TWINSKAN™ NXT:1950i**
- **Sub wave length Immersion Lithography**
- **193 nm KrF Laser (Deep UV)**
- **38 nm resolution**
- **< 3 nm overlay**
- **Double patterning**
- **175 WpH (300 mm)**
- **DOF < 0.10 μm (1:3.000.000)**
- **price around 5M€**
- **www.asml.com**
- **Intel Fab announcement, Oct 19, 2010**
- **\$ 6-8B investment, 22nm process technology**

ASML EUV Tool Development



Compare Stepper Wafer Size and Resolution to NL scale


- **Wafer size:** \varnothing 300 mm
- **Resolution:** 38nm
- **Netherlands:** 40.000 km² ~ \varnothing 225 km


300 mm	1	22 nm
225 km	750x10 ³	1.7 cm

A 'magnified' waferstepper could 'print' the Netherlands with a resolution of 1.7 cm in 20 sec.

**About equal to a 185 terabit camera
~ 10 Million 20 megapixel cameras (B/W)**

Layout Design






Layout Design

Layout Design Concepts

- Layer map
- Layout examples
- Stick diagrams



You should be able to understand such a drawing as well as simpler drawings called 'stick diagram'

Layout Design


- Layout is design of **fabrication masks**
- Each mask is drawn in **different color**
- Layout is not a free-form drawing

Most often: **Manhattan Layout** (rectangular)

Sometimes 45-degree angles


Curved geometry only for special applications

- Layout should obey **Design Rules**



Layer Map

- **Layers** are assigned **colors** and/or **patterns**, not always 1 to 1
- Is a matter of **convention**
- **Site-dependent, process dependent, tool dependent**
- Be prepared to **reverse-engineer** layer map of **unknown layouts**






Polarity of Active Area

- **Active layer** or active area is the source/drain implant layer (area). Usually abbreviated as '**active**' only.
- Normally, a so-called **select** mask determines polarity of **active**
- See color plate 5
- Many simplified drawings only show subset of the masks
- Rest should be clear from context




Contact Holes and Vias




Transistor Layout


n-well (p-sub)



n-type



p-type



Simplified CMOS Layer Map

■ Compare to / instead of colorplate 1.

yellow  **nwell** – place for P-transistors

pink  **select** – invert polarity of active

green  **active** – source and drain regions

red  **polysilicon** – gate material

blue  **metal 1** – first interconnect metal

dark blue  **metal 2** – second interconnect metal

magenta  **metal 3** – third interconnect metal

black  **contact, via** – hole in interlayer oxide

■ **Note:** active = active area = diff = diffusion, well \approx tub

Further Simplified CMOS Layer Map

- Compare to / instead of colorplate 1.

yellow  **nwell** – place for P-transistors

green  **active** – source and drain regions


red  **polysilicon** – gate material

 **metal 1** – first interconnect metal

black  **contact, via** – hole in interlayer oxide

- Or equivalent B/W patterns

Invertor Layout




Assignment 2


Be able to draw such layouts (but more complex) (**layout assignment**) and reverse engineer (decode) them

Main difficulty: you need to guess/extrapolate covered portions of the layout (e.g. green under blue)


From Schematic to Layout



Transistor schematic




Layout



Stick diagrams

- A stick diagram is a **cartoon** of a layout.
- Does show components/vias but only **relative placement**.
- Does **not** show **exact placement**, transistor sizes, wire lengths, wire widths, tub boundaries, some special components.

Stick layers




- **Caution: stick diagrams don't display wells, use different colors for active area to distinguish between n-diff and p-diff**

Metal 3	- . - . - .
metal 2	- - - -
metal 1	————
poly	———— (red)
n-diff	———— (green)
p-diff	———— (yellow)

Dynamic latch stick diagram

Circuit diagram?



Exercise

See transistor layout below.


Determine for each of gate, source, drain which regions A-E (see the layout) form this terminal.

G:

S:


D:

Draw a cross-section through a-a' en b-b'



See the CMOS inverter layout on the right




- Draw cross-sections A-A', B-B' and C-C'
- Which of the 2 transistors must be the P-transistor? Why?
- Draw the corresponding N-well.
- Annotate in the layout the location of the VDD and VSS terminals.
- Draw the schematic, including L and W ratios.



Design Rules


- The fabrication process will suffer from **tolerances**
- Chip features will have a practical **minimum size** to allow them to be fabricated reliably enough (with high enough **yield**)
- This is captured into a set of precise **Design Rules**
- Modern processes have terribly complex set of design rules as a compromise between **flexibility** and **manufacturability**
- Need to work with those rules during cell layout.

Layers in 0.25 μm CMOS process


Layer Description	Representation				
metal	 m1	 m2	 m3	 m4	 m5
well	 nw				
polysilicon	 poly				
contacts & vias	 ct	 v12,v23,v34,v45	 nwc	 pwc	
active area and FETs	 ndif	 pdif	 nfet	 pfet	
select	 nplus	 pplus	 prb		

Intra-Layer Design Rules


Example Rules



Transistor Layout



Vias and Contacts



Cds Virtuoso Layout Editor

The image shows the Cds Virtuoso Layout Editor interface. On the left is a layer list with various layers like metall, text, intext, cellBou, pwell, pimplant, diff, poly1, cont, metal1, via, via2, metal2, metal3, vapox, and ndiff. The main window displays a layout design with a context menu open over a component, listing options like DRC..., Extract..., ConclCe..., ERC..., LVS..., Shorts..., Probe..., and Markers. A summary of rule violations is shown in a text box:


```
***** Summary of rule violations for  
# errors Violated Rules  
1 drc("nwell" sep < 8.5)  
1 Total errors found
```

Below the main window, a log window shows the following text:

```
layoutPlus - Log: /u/01/01/nick/CDS.log.1  
File Tools Options  
DRC started.....Wed Feb 13 12:37:34 2008  
completed ...Wed Feb 13 12:37:34 2008  
GPU TIME = 00:00:00 TOTAL TIME = 00:00:00  
***** Summary of rule violations for cell "inv layout" *****  
# errors Violated Rules  
1 drc("nwell" sep < 8.5)  
1 Total errors found
```


New Developments

- High-k for devices
- Low-k for interconnect
 - Even air-gaps →
- 3-D integration



[Daamen, Journal of Microelectronic Engineering, 2007]


Memory Bandwidth




[Intel Technology Journal, vol 13, no 4, 2007]

System Interconnection


3D Chip Stacking




Inductive coupling (capacitive also possible)



"Quilt" Packaging/Interconnection




Low-power "Bridge Chip"



[ITRS 2009]

TSV Architectures



[ITRS 2009]

Summary

- **CMOS Processing**
 - **Photolithography**
 - **Material Deposition & Removal**
 - **Oxide Growth & Removal**
- **CMOS Process Outline**
- **Layout Design**
 - **Layer map**
 - **Layout examples**
 - **Stick diagrams**
- **Design Rules**
 - **Why we need design rules**
- **Technology continuous becoming more complex**