





### Prerequisites







- Qualitative (intuitive) understanding of device operation
- basic device equations
- models for manual analysis
- Understanding models for SPICE simulation
- understanding of secondary and deep-sub-micron effects
- Future trends

■ In depth:

- ET4392 - Physics of Semiconductor Devices  
0/0/2+2/0 (René van Swaaij), compulsory
- Neamen: *Semiconductor Physics and Devices, basic principles*,  
2003, McGraw Hill
- Taur and Ning: *Fundamentals of Modern VLSI Devices*  
1998, Cambridge University Press

TUD/EE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 2





## MOS Transistor Switch Level Models

$V_{GS}$	NMOS	PMOS
$V_{GS} > V_T$	closed	open
$V_{GS} < V_T$	open	closed



- Connection between source and drain depends on gate voltage, current can flow from source to drain and vice versa if closed
- No static current flows into gate terminal

TU Darmstadt ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 13

## Is this all there is?

- You don't believe that (CMOS) life can be so simple, do you?
- {TPS} some of the things that you would expect to be non-idealities of CMOS as a switch
- Since we want to design CMOS circuits, we need a deeper understanding of CMOS circuits

TU Darmstadt ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 14




## MOS Operating Regimes


- Off
- Saturation
- Linear – Triode – Resistive
- Velocity Saturation
- (Sub-threshold)
- Different formulas for drain current  $I_D$  in each region
- You need to understand these principles

p. 88-106

TU Darmstadt ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 17



### Triode-regime (NMOS)



- Inversion both at source-side and drain-side of channel
- $I_D$  depends on  $V_{DS}$ : triode behavior
- $I_D$  depends on  $V_{GS} - V_T$
- Inversion not completely symmetric if  $V_{DS} > 0$

$$I_D = k \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right] \quad k, V_T: \text{device parameters}$$

TUD/EE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices


13/02/10

19

### Device Sizing

$$I_D = k \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right] \quad k = k' \frac{W}{L}$$

$k$  Device transconductance  
 $k'$  Process transconductance  
 $W$  Device width  
 $L$  Device length




TUD/EE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices

13/02/10

20

### Saturation (NMOS)



- Inversion only at source-side of channel
- Still, current will be flowing between S and D
- Current does not (strongly) depend on  $V_{DS}$ : current source behavior

$$I_D = \frac{1}{2} k (V_{GS} - V_T)^2$$

TUD/EE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices

13/02/10

21

### Velocity Saturation



- When  $V_{DS}$  large enough – current doesn't increase anymore since carrier velocity is limited by scattering to lattice
- Visible at 250 nm and below
- Can happen in (otherwise) saturation conditions, but also in triode conditions

$$I_D = k \left[ (V_{GS} - V_T) V_{DSAT} - \frac{1}{2} V_{DSAT}^2 \right] \quad (k, V_T, V_{DSAT}: \text{device data})$$

TUD/EE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices

13/02/10

22

### More Effects


- Body Effect:  $V_T$  depends on  $V_{SB}$

$$V_T = V_{T0} + \gamma (\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|})$$

- Channel length Modulation:

$I_D$  depends on  $V_{DS}$  also in saturation


$$I_D = I_{D0} \times (1 + \lambda V_{DS})$$



TUD/EE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices

13/02/10

23



### Summary

$$I_D = \begin{cases} k \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right] & V_{GS} > V_T, V_{DS} < V_{GS} - V_T \\ \frac{1}{2} k (V_{GS} - V_T)^2 & V_{GS} > V_T, V_{DS} > V_{GS} - V_T \\ k \left[ (V_{GS} - V_T) V_{DSAT} - \frac{1}{2} V_{DSAT}^2 \right] & V_{DS} > V_{DSAT} \end{cases}$$

$$I_D = I_{D0} \times (1 + \lambda V_{DS})$$

$$V_T = V_{T0} + \gamma (\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|})$$

Next slide presents alternative formulation

TUD/EE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices

13/02/10

24

### MOS Models for Manual Analysis

**determined by circuit**  
 $V_{DS}, V_{GS}, V_{SB}$

**determined by designer**  
 $W, L$

**determined by technology**  
 $k', \lambda, V_{DSAT}, V_{TO}, \gamma, \phi_F$

### MOS model for manual analysis

$$I_D = k(V_{GT}V_{MIN} - 0.5V_{MIN}^2)(1 + \lambda V_{DS}) \quad \text{for } V_{GT} \geq 0$$

$$= 0 \quad \text{for } V_{GT} \leq 0$$

$$V_{MIN} = \text{MIN}(V_{DS}, V_{GT}, V_{DSAT}) \quad k = k' \frac{W}{L}$$

$$V_{GT} = V_{GS} - V_t, \quad V_T = V_{TO} + \gamma(\sqrt{-2\phi_F + V_{SB}} - \sqrt{-2\phi_F})$$

TUDEE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 25

### NMOS vs PMOS

**NMOS**

- On when gate voltage is high
- Off when gate voltage is low

**PMOS**

- N and P regions opposite of NMOS
- On when gate voltage is low
- Off when gate voltage is high

TUDEE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 26

### NMOS vs PMOS

- PMOS: all polarities reversed for same operation region
- Hole-mobility < Electron-mobility
- $|k'_{PMOS}| < k'_{NMOS}$

NMOS vs PMOS

**NMOS**

- On when gate voltage is high
- Off when gate voltage is low

**PMOS**

- N and P regions opposite of NMOS
- On when gate voltage is low
- Off when gate voltage is high

TUDEE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 27

### NMOS Regions of Operation

Triode	$\Leftrightarrow V_{gs} > V_t$ and $V_{ds} < V_{gs} - V_t$ and $V_{ds} < V_{DSAT}$
Saturation	$\Leftrightarrow V_{gs} > V_t$ and $V_{ds} > V_{gs} - V_t$ and $V_{ds} < V_{DSAT}$
Vel. sat	$\Leftrightarrow V_{gs} > V_t$ and $V_{ds} > V_{DSAT}$
Cut-off	$\Leftrightarrow V_{gs} \leq V_t$

### PMOS Regions of Operation

Triode	$\Leftrightarrow V_{gs} < V_t$ and $V_{ds} > V_{gs} - V_t$ and $V_{ds} > V_{DSAT}$
Saturation	$\Leftrightarrow V_{gs} < V_t$ and $V_{ds} < V_{gs} - V_t$ and $V_{ds} > V_{DSAT}$
Vel. sat	$\Leftrightarrow V_{gs} < V_t$ and $V_{ds} < V_{DSAT}$
Cut-off	$\Leftrightarrow V_{gs} \geq V_t$

### Universal

Triode	$ V_{gs}  >  V_t $ and $ V_{ds}  <  V_{gs}  -  V_t $ and $ V_{ds}  <  V_{DSAT} $
Saturation	$ V_{gs}  >  V_t $ and $ V_{ds}  >  V_{gs}  -  V_t $ and $ V_{ds}  <  V_{DSAT} $
Vel. sat	$ V_{gs}  >  V_t $ and $ V_{ds}  >  V_{DSAT} $
Cut-off	$ V_{gs}  \leq  V_t $

TUDEE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 28

### Unified Model Parameters

Table 3.2 Parameters for manual model of generic 0.25 μm CMOS process (minimum length device).

	$V_{TO}$ (V)	$\gamma$ ( $V^{0.5}$ )	$V_{BSAT}$ (V)	$k'$ ( $A/V^2$ )	$\lambda$ (V <sup>-1</sup> )
NMOS	0.43	0.4	0.63	$115 \times 10^{-5}$	0.06
PMOS	-0.4	-0.4	-1	$-30 \times 10^{-6}$	-0.1

- Parameters depend on technology
- See tables in front and back cover of book
- Modern processes offer various threshold voltages
- {TPS} Why?

TUDEE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 29

### The Transistor as a Switch


$V_{GS} \geq V_T$

**Ex. 3.8**

$$R_{eq} = \frac{1}{2} \left( \frac{V_{DD}}{I_{DSAT}(1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT}(1 + \lambda V_{DD}/2)} \right) \approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left( 1 - \frac{5}{6} \lambda V_{DD} \right)$$

TUDEE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 30

## MOS Transistor Switch Level Model (Empirical).



Position of switch depends on gate to source voltage

$V_{GS}$	NMOS	PMOS
hi	closed	open
lo	open	closed

$R_{eq}$ : Practice!



$R_{eq} \backslash V_{dd} (V)$	1	1.5	2	2.5
NMOS ( $k\Omega$ )	35	19	15	13
PMOS ( $k\Omega$ )	115	55	38	31

## Dynamic Behavior

- (Solely) governed by time needed to (dis)charge (intrinsic, parasitic) capacitances associated with device and interconnect
- Essential knowledge for designing high-quality ckt.s.
- Many caps are non-linear
- Spice models can accurately take C into account
- Need simplification and insight for design
  - {TPS} How?
  - Linearization
  - Lumping/merging




## Junction Capacitance



- Space-charge / depletion region creates electric field
- Electric field energy works like capacitor (energy is  $\frac{1}{2}CV^2$ )
- Width of depletion region depends on voltage: non-linear C

## MOS S/D Capacitance




Diode capacitances  $\Rightarrow$  use linearized values

## Gate Capacitance

- Gate-to-channel
  - Complex function of operating voltages
  - Because channel charge depends on voltages
- Gate-source and gate-drain overlap capacitance
  - Just (almost) linear capacitances depending only on geometry

## Gate-Overlap Capacitance




### Gate-Channel Capacitance

Operation Region	$C_{gb}$	$C_{gs}$	$C_{sd}$
Cutoff	$C_{ox}WL_{eff}$	0	0
Triode	0	$C_{ox}WL_{eff}/2$	$C_{ox}WL_{eff}/2$
Saturation	0	$(2/3)C_{ox}WL_{eff}$	0

Most important regions in digital design:  
saturation and cut-off


TU Darmstadt ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 37



### Channel-Bulk Capacitance

- Channel-bulk cap  $C_{CB}$
- Only when transistor is on
- Parallel to  $C_{SB}$

TU Darmstadt ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 39




### Technology Scaling







Processor	4004	Montecito	Bloomfield
Year	1971	2005	2008
Feat. size	10µm	90nm	45nm
Die size	12mm <sup>2</sup>	596mm <sup>2</sup>	263mm <sup>2</sup>
Transistors	2300	$1.7 \times 10^9$ 1550M for 24 MB L3	$0.731 \times 10^9$
Clock	108 kHz	1.8GHz	3.3GHz
Perform. (spec2000)	0.01	~1600	

McKinley 4004

4004 → Comparative interconnect dimensions \$3.5  
15 lines @ 45 nm

TU Darmstadt ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 41





### Advanced Issues

- Variability, manufacturing tolerances
- Scaling
- Reliability
- Advanced device architectures

**Tri-Gate: Surrounding the Channel**

**Power Leakage on a Planar Transistor**

<http://www.intel.com/technology/silicon/tri-gate-demonstrated.htm>

TUD/EE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 49

### Summary

- Overview of important concepts
  - MOS devices
  - Operating regions
  - Models
  - Scaling
  - Outlook
- Study details yourself!

TUD/EE ET4293 - Dig. IC - 1213 - © NvdM - 01 Devices 13/02/10 50

