



# Module 3: Interconnect




## Interconnect



- Wires are **not ideal** interconnections
- They may have non-negligible **capacitance, resistance, inductance**
- These are called **wire parasitics**
- Can **dominate** performance of chip
- Must be accounted for during **design**
- Using **approximate models**
- Detailed **post-layout verification** also necessary

## Wires




TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 03 interconnect

18-Feb-09

3

## Interconnect Hierarchy



Cross-section of IBM 0.13 μ process

Example Interconnect Hierarchy for typical 0.25μ process (Layer Stack)

TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 03 interconnect

18-Feb-09

4


## Outline

- Capacitance
  - Area/perimeter model, coupling
- Resistance
  - Sheet resistance
- Interconnect delay
  - Delay metrics, rc delay, Elmore delay


## Capacitance

- Area/perimeter model, coupling

## Wire Capacitance – Parallel Plate



## Wire Capacitance – Fringing Fields




- Works reasonably well in practice
- Not directly applicable for interconnects with varying widths

## Wire Capacitance – Area/Perimeter Model


- **C<sub>a</sub>** was calculated with modified wire width
- Formula inapplicable for irregular interconnects (non-constant width)
- More practical approximation



$C = A \times C_a + P \times C_p$	<i>units</i>	<i>alternative</i>
$A = \text{Area}$	$m^2$	$\mu m^2$
$C_a = \text{Area capacitance}$	$F/m^2$	$aF/\mu m^2$
$P = \text{Perimeter}$	$m$	$\mu m$
$C_p = \text{Perimeter capacitance}$	$F/m$	$aF/\mu m$

$1\mu \downarrow$    $C = \boxed{\phantom{0}} \times C_a + \boxed{\phantom{0}} \times C_p$

## Area / Perimeter Capacitance Model




$$C = \boxed{\phantom{0}} \times C_a + \boxed{\phantom{0}} \times C_p$$

- **Question:** How to derive  $C_a, C_p$  ?

**How accurate is this model?**


## Derivation of $C_a, C_p$



## Derivation of $C_a, C_p$

- 2D (cross-section) numerical computation (or measurement)
- $C_t$ : total wire capacitance per unit length
- $C_a = \epsilon_0 \epsilon_r / h$
- $C_p = 1/2(C_t - C_a \times w)$
- $C_p$  depends on  $t, h \rightarrow$  determined by technology, layer
- $C_p$  would depend slightly on  $w$  (see previous graph), this dependence is often ignored in practice


## Area / Perimeter Capacitance



- $C_p$  dominates for many wires
- $C_p$  may not be neglected
- A constant value for  $C_p$  is usually a good approximation
- $C_p$  is sometimes called  $C_f$  (fringe capacitance)



## Interconnect Capacitance Design data

- See Table 4.2 (or inside backside cover)
- Example: M1 over Field vs. M1 over Active (hypothetical)




M1 over Active	M1 over Field	Unit
$C_a = 41$	$C_a = 30$	$a\text{F}/\mu\text{m}^2$
$C_p = 47$	$C_p = 40$	$a\text{F}/\mu\text{m}$

## Coupling Capacitances




## Coupling Capacitances (2)



- $C_T = C_{1g} + C_{12} = C_{2g} + C_{12}$  fairly constant
- Use that as first order model
- Interconnect capacitance design data (e.g. Table 4.3)

## Field Solvers

- Numerical, physics based technique for accurately computing capacitances
- Based on 3D geometry
- Finite element method
- Finite difference method
- Boundary element method



Solve huge sets of equations, fast

## BEM for Capacitance Computation

$$\Phi = \frac{Q}{4\pi\epsilon r}$$

Diagram showing a point charge  $Q$  at the origin. A vector  $r$  points from the charge to a point  $\Phi$  in space.

Electrostatic potential due to point charge

$$\Phi(p) = \int G(p,q)\xi(q)dq$$

all charge


Electrostatic potential due to charge distribution

**Green's function  $G(p,q)$ :**  
potential at a point in space  $(x_p, y_p, z_p)$  due to unit point charge at other point  $(x_q, y_q, z_q)$ .

## Boundary Element Method, Discretization


$$\mathbf{Q} = \mathbf{F}^T \mathbf{G}^{-1} \mathbf{F} \Phi$$

$$\mathbf{C}_S = \mathbf{F}^T \mathbf{G}^{-1} \mathbf{F}$$






- $\mathbf{Q}$ : vector of conductor charges
- $\Phi$ : vector of conductor potentials
- $\mathbf{Q}$ : vector of panel (discretization element) charges
- $\phi$ : vector of panel potentials
- $\mathbf{F}$ : incidence matrix relating panels to conductors  
( $\mathbf{Q} = \mathbf{F}^T \mathbf{q}$  and  $\phi = \mathbf{F} \Phi$ )
- $G_{ij}$ : potential of panel i due to charge at panel j
- $\mathbf{C}_S$  short-circuit capacitance matrix **to be obtained**

## Demo



## Manufacturing Variability – Field Solving needs Next Level....




- Manufactured dimensions  $\neq$  drawn dimensions
- Both **systematic** and **stochastic** variations
- Need for inclusion in **verification flow**

## Resistance

- Sheet resistance

## Wire Resistance




- Proportional to  $l$
- Inversely proportional to  $w$  and  $t$  (cross-sectional area)
- Proportional to  $\rho$ : specific resistance, material property [ $\Omega\text{m}$ ]
- $R = \rho l / wt$
- Aluminum:  $\rho = 2.7 \times 10^{-8} \Omega\text{m}$   
Copper:  $\rho = 1.7 \times 10^{-8} \Omega\text{m}$

## Sheet Resistance

- $R = \rho l / wt$
- $t, \rho$  constant for layer, technology
- $R = R l/w$
- $R$  : sheet resistance [ $\Omega/\square$ ]  
resistance of a square piece of interconnect  
other symbol:  $R_s$
- Interconnect resistance design data e.g. Table 4.5 (or inside back-cover)

## Interconnect Resistance

- Assume  $R_{\square} = 40 \Omega$
- Estimate the resistance between A and B in the wire below.



**Engineering** is about making controlled approximations to something that is too complicated to compute exactly, while ensuring that the approximate answer still leads to a working (functional, safe, ...) system

## Exercise


An interconnect line is made from a material that has a resistivity of  $\rho = 4 \mu\Omega\text{-cm}$ . The interconnect is 1200 Å thick, where 1 Angstrom (Å) is  $10^{-10} \text{ m}$ . The line has a width of 0.6 µm.

- Calculate the sheet resistance  $R_{\square}$  of the line.
- Find the line resistance for a line that is 125 µm long.

## Interconnect delay


- Delay metrics, rc delay, Elmore delay

## Delay



- Model driver as linearized Thevenin source  $V$ ,  $R_s$ , assume step input
- Model load as  $C_L$
- Wire is an RC network (two-port)

## Wire Capacitance




Assume wire behaves purely capacitive

$$(C_w + C_L) \frac{dV_{out}}{dt} + \frac{V_{out} - V_{in}}{R_s} = 0$$

$$V_{out} = V_{in} - \tau \frac{dV_{out}}{dt} \quad \tau = R_s(C_w + C_L)$$



$$V_{out} = (1 - e^{-t/\tau}) V_{in}$$

## Wire Resistance




Now, assume wire capacitance **and** resistance

- $\tau = (R_s + R_w)(C_w + C_L)$
- Not a good model
- R and C are distributed along the wire



## Equivalent Time Constant




- Multiple time-constants
- Need for one “equivalent” number
- Offered by *Elmore Delay  $T_D$*

$$T_D = R_s C_w / 2 + (R_s + R_w)(C_w / 2 + C_L)$$


How to  
compute  
Elmore  
Delay?

- Effective “one number” model for delay


## Equivalent Time Constant



For each capacitor  $i$ ,  
Determine  $\tau_i$  from resistors  
that (dis)charge  $C_i$ ,  
Sum these  $\tau_i$




## Shared Path Resistance



- Define:  $R_{ii}$  = Resistance from node i to input
- Example:  $R_{11} = R_1$     $R_{22} = R_1 + R_2$     $R_{33} = R_1 + R_2 + R_3$
- Define:  $R_{ik}$  = Shared path resistance to input for node i and k
- $R_{12} = R_1$     $R_{13} = R_1$     $R_{23} = \boxed{\phantom{00}}$

## Elmore Delay for RC ladders



■ Define:  $T_{Di} = \sum_{k=1}^N R_{ik} C_k$

■  $T_{D1} = R_{11}C_1 + R_{12}C_2 + R_{13}C_3 =$   
 $= R_1C_1 + R_1C_2 + R_1C_3$




$T_{D3} = R_{31}C_1 + R_{32}C_2 + R_{33}C_3 =$   
 $= R_1C_1 + (R_1 + R_2)C_2 + (R_1 + R_2 + R_3)C_3$

■  $T_{D2} = \boxed{\phantom{000}}$

### Elmore Delay


We will use  
 $0.69 \times T_{di}$  as  
approximation of  
wire delay ( $t_{50\%}$ )

## Elmore Delay for Distributed RC Lines



■ **Theorem:** For Elmore Delay calculations, each uniform distributed RC section is equivalent to a symmetric  $\pi$ -model

## Canonical Driver-Line-Load



$$\begin{aligned} T_{D_1} &= R_s \frac{c_l}{2} + (R_s + r_l) \left( C_L + \frac{c_l}{2} \right) \\ &= R_s (c_l + C_L) + r_l C_L + \frac{1}{2} r_l c_l^2 \end{aligned}$$


■ Delay quadratic in line length

## Shared Path Resistance for Tree Structures


In order to compute Elmore Delay at node 3:

Exercise (for node 4):

Compute  $R_{41}, R_{42}, R_{43}, R_{44}$




## Elmore Delay for Tree Structures



Exercise: Compute  
 $T_{D1}, T_{D2}, T_{D3}, T_{D4}$

- Replace RC lines by  $\pi$ -sections
- Given observation node i, then only resistances along the path from input to node i can possibly count
- Make others zero
- Compute as if RC ladder



## Summary

- **Capacitance**  
Area/perimeter model, coupling
- **Resistance**  
Sheet resistance
- **Interconnect delay**  
Delay metrics, rc delay, Elmore delay