


# Module 1: Devices

## Diodes, MOS transistors, models





## Goal of this chapter

- Present intuitive understanding of device operation
  - Review of basic device equations
  - Introduction of models for manual analysis
  - Review of models for SPICE simulation
  - Analysis of secondary and deep-sub-micron effects
  - Future trends
- 
- In depth:
    - ET4296 - Advanced Device Physics – 0/0/2/0 (René van Swaaij)
    - Neamen: *Semiconductor Physics and Devices, basic principles*, 2003, McGraw Hill
    - Taur and Ning: *Fundamentals of Modern VLSI Devices* 1998, Cambridge University Press



# Outline

- Semiconductor Physics
- The diode
  - Depletion, I-V relations, capacitance,
- The MOS transistor
  - First glance, threshold, I-V relations, models
  - Dynamic behavior (capacitances), resistances,
- Process variations


# Chip Anatomy



(Rendering of) result  
after fabrication  
Not 1-to-1, sorry  
Layout of chip, final design result



## MOS Transistor 3D Structure




TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

7

## NMOS Cross-section



- 3 types of conductors
  - Good conductors (metallic)
  - N-type semi-conductors
  - P-type semi-conductors



TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009


8

## What is a Semiconductor?

**Material whose conductivity, due to charges of both signs, is normally in the range between that of metals and insulators and in which the electric charge carrier density can be changed by external means.**



[<http://goldbook.iupac.org/S05591.html>]

## Periodic System



Name	Symbol	#	Valence
Silicon	Si	14	4
Boron	B	5	3
Phosphor	P	15	5
Arsenic	As	33	5
Germanium	Ge	32	4

## Semiconductor Physics



- Intrinsic Si
- Ideal crystal structure
- Valence 4
- almost no free carriers
- almost no conduction



$$[n] = [p] = n_i = 1,5 \cdot 10^{10} / \text{cm}^3$$

at 300 K for silicon

- doping with valence 5 atoms (Phosphor, Arsenic) introduces "loose electrons"
- electron donor
- conductivity depends on doping level

$$n \cdot p = n_i^2 \text{ (in equilibrium)}$$

## Semiconductor Physics



- doping with valence 5 atoms (Phosphor, Arsenic) introduces "loose electrons"
- electron donor
- conductivity depends on doping level

- doping with valence 3 atoms (Boron) introduces "loose holes"
- electron acceptors
- hole conductivity lower than electron conductivity

## Semiconductor Physics

*Si in equilibrium:  $n \cdot p = n_i^2 = 2.25 \times 10^{20}$  at 300K*

*Intrinsic Si:  $n = p = n_i$*

$N_D > N_A$

**Electron donors:** As, P

**n-type Si**

$$n \approx N_D, p = n_i^2/n$$

**Electrons:** majority carriers

Holes: minority carriers

Resistive material

Conductivity depends  
on  $N_D$

$N_A > N_D$

**Electron acceptors:** B

**p-type Si**



$$p \approx N_A, n = n_i^2/p$$

**Holes:** majority carriers


Electrons: minority carriers

Hole conductivity lower  
than electron conductivity


## PN junction




## Diode Conduction



- By applying an external voltage, width of depletion region can be changed
- Forward: becomes smaller and smaller, finally conduction
- Reverse: becomes wider and wider  
=> no conduction




$$I_D = I_S (e^{V_D / \phi_T} - 1)$$



- Drain and source voltage relative to substrate voltage should maintain isolation!  
Substrate = Bulk = B, Source = S, Drain = D  
 $V_{SB} > 0, V_{DB} > 0$
- Normally the case

## MOS Capacitor




### Inversion layer

- Presence of inversion layer depends on voltages relative to substrate
- If present: **conduction between source and drain**

## MOSFET gate as capacitor

- Gate capacitance helps determine charge in channel which forms **inversion region**.
- Basic structure of gate is **parallel-plate capacitor**:



$$C_{ox} = \epsilon_{ox} / t_{ox}$$


$$\epsilon_{ox} = \epsilon_0 \epsilon_r$$

$$\epsilon_0 = 8.85 \times 10^{-12} \text{ F/m}$$


$$\epsilon_r = 3.9 \text{ (SiO}_2\text{)}$$

**Note: [F] vs. [F/m<sup>2</sup>]**

## nMOS Transistor Operation



Substrate (P)





TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

19

## MOS Summary





TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

20

# CMOS - Complementary Metal Oxide Semiconductor Technology

## 2 Distinct Transistor Types



- “on” when  $V_g$  is high
- With n-type s/d
- Electrons (n) as carrier
- Built in p-type Si
- “on” when  $V_g$  is low
- With p-type s/d
- Holes (p) as carrier
- Built in n-type Si




n-well (for PMOS) in p-type substrate (for NMOS)

TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009


21

## NMOS vs PMOS



### NMOS

- On when gate voltage is high
- Off when gate voltage is low



### PMOS


- N and P regions opposite of NMOS
- On when gate voltage is low
- Off when gate voltage is high

TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

22

## Cross-Section of CMOS Technology




TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices


2/9/2009

23

## MOS Transistors



**3-terminal model**  
bulk assumed to be  
connected to  
appropriate supply



**4-terminal model**  
B = bulk (substrate)

**NMOS**



**PMOS**

TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

24

## MOS Transistor Switch Level Models





**Position of switch depends on gate voltage**

$V_G$	NMOS	PMOS
hi	closed	open
lo	open	closed

- Connection between source and drain depends on gate voltage, current can flow from **source to drain and vice versa** if closed
- No **static** current flows into gate terminal

## MOS Transistor Threshold Voltage


**Threshold voltage  $V_T$ :** point at which transistor turns on



**Position of switch depends on gate voltage (relative to source)**


$V_{GS}$	NMOS	PMOS
$V_{GS} > V_T$	closed	open
$V_{GS} < V_T$	open	closed

## Is this all there is?



- You don't believe that (CMOS) life can be so **simple**, do you?
- {TPS} some of the things that you would expect to be **non-idealities** of CMOS as a switch
- Since we want to design CMOS circuits, we need a **deeper understanding** of CMOS circuit

## Drain Current $I_D$




- You might remember quadratic dependence
- Not true anymore for short-channel devices (velocity saturation)

(b) Short-channel transistor ( $L_d = 0.25 \mu\text{m}$ )

## SPICE Model

- Some very advanced models to describe MOS devices over all combinations of terminal voltage
  - Includes dynamic behavior, thermal, ...
  - BSIM3, BSIM4, HICUPS, PSP, MEXTRAM, ...
  - Can be used for Circuit Simulation
  - >10k lines of C-code



[<http://ece.colorado.edu/~bart/book/book/index.html>]

TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

29

## MOS Operating Regimes

- Off
- Saturation
- Linear – Triode – Resistive
- Velocity Saturation
- (Sub-threshold)
- Different formulas for drain current  $I_D$  in each region
- You need to understand these principles




TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009


30

## Off-regime (NMOS)



- Easiest – current  $I_D$  is essentially zero
- When  $V_{GS}$  approaches  $V_T$ , a small current starts to flow (**sub-threshold current**)
  - Important phenomenon for small, low-voltage devices
  - Important opportunity for ultra-low power circuits

## Triode-regime (NMOS)




- Inversion both at source-side and drain-side of channel
- $I_D$  depends on  $V_{DS}$ : triode behavior
- $I_D$  depends on  $V_{GS} - V_T$
- Inversion not completely symmetric if  $V_{DS} > 0$

$$I_D = k \left[ (V_{GS} - V_T)V_{DS} - \frac{1}{2}V_{DS}^2 \right] \quad k, V_T: \text{device parameters}$$

## Device Sizing

$$I_D = k \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right] \quad k = k' \frac{W}{L}$$

- k*** Device transconductance
- k'*** Process transconductance
- W*** Device width
- L*** Device length




TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

33

## Device Layout




TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

34

## Saturation (NMOS)




$$V_{GS} > V_T, V_{GD} < V_T \\ \Leftrightarrow \\ V_{GS} > V_T, V_{DS} > V_{GS} - V_T$$

- Inversion only at source-side of channel
- Still, current will be flowing between S and D
- Current does not (strongly) depend on  $V_{DS}$ : current source behavior

$$I_D = \frac{1}{2} k(V_{GS} - V_T)^2$$

## Velocity Saturation



$$V_{DS} > V_{DSAT}$$

- When  $V_{DS}$  large enough – current doesn't increase anymore since carrier velocity is limited by scattering to lattice
- Visible in (advanced) short-channel devices
- Can happen in (otherwise) saturation conditions, but also in triode conditions

$$I_D = k \left[ (V_{GS} - V_T)V_{DSAT} - \frac{1}{2}V_{DSAT}^2 \right] \quad (k, V_T, V_{DSAT}; \text{device data})$$



## More Effects

- **Body Effect:  $V_T$  depends on  $V_{SB}$**

$$V_T = V_{T0} + \gamma (\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|})$$

- **Channel length Modulation:  $I_D$  depends on  $V_{DS}$  also in saturation**

$$I_D = I_{D0} \times (1 + \lambda V_{DS})$$



TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

37

## Summary

$$I_D = \begin{cases} k \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right] & V_{GS} > V_T, V_{DS} < V_{GS} - V_T \\ \frac{1}{2} k (V_{GS} - V_T)^2 & V_{GS} > V_T, V_{DS} > V_{GS} - V_T \\ k \left[ (V_{GS} - V_T) V_{DSAT} - \frac{1}{2} V_{DSAT}^2 \right] & V_{DS} > V_{DSAT} \end{cases}$$

$$I_D = I_{D0} \times (1 + \lambda V_{DS})$$

$$V_T = V_{T0} + \gamma (\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|})$$


Next slide presents alternative formulation

TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

38

## MOS Models for Manual Analysis



determined by circuit

$V_{DS}, V_{GS}, V_{SB}$

determined by designer

$W, L$

determined by technology

$k', \lambda, V_{DSAT}, V_{T0}, \gamma, \phi_F$

### MOS model for manual analysis


$$I_D = k(V_{GT}V_{MIN} - 0.5V_{MIN}^2)(1 + \lambda V_{DS}) \quad \text{for } V_{GT} \geq 0$$

$$= 0 \quad \text{for } V_{GT} \leq 0$$

$$V_{MIN} = \text{MIN}(V_{DS}, V_{GT}, V_{DSAT}) \quad k = k' \frac{W}{L}$$


$$V_{GT} = V_{GS} - V_T, \quad V_T = V_{T0} + \gamma(\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|})$$

## NMOS vs PMOS



### NMOS

- On when gate voltage is high
- Off when gate voltage is low




### PMOS

- N and P regions opposite of NMOS
- On when gate voltage is low
- Off when gate voltage is high

## NMOS vs PMOS

- PMOS: all polarities reversed for same operation region
- Hole-mobility < Electron-mobility
- $|k'_{PMOS}| < k'_{NMOS}$



TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

41

### NMOS Regions of Operation

- |            |                   |  |
|------------|-------------------|--|
| Triode     | $\Leftrightarrow$ | $V_{gs} > V_t$ and $V_{ds} < V_{gs} - V_t$ |
| Saturation | $\Leftrightarrow$ | $V_{gs} > V_t$ and $V_{ds} > V_{gs} - V_t$ |
| Cut-off    | $\Leftrightarrow$ | $V_{gs} \leq V_t$                          |

### PMOS Regions of Operation

- |            |                   |  |
|------------|-------------------|--|
| Triode     | $\Leftrightarrow$ | $V_{gs} < V_t$ and $V_{ds} > V_{gs} - V_t$ |
| Saturation | $\Leftrightarrow$ | $V_{gs} < V_t$ and $V_{ds} < V_{gs} - V_t$ |
| Cut-off    | $\Leftrightarrow$ | $V_{gs} \geq V_t$                          |

### Universal

- |            |                   |  |
|------------|-------------------|--|
| Triode     | $\Leftrightarrow$ | $ V_{gs}  >  V_t $ and $ V_{ds}  <  V_{gs}  -  V_t $ |
| Saturation | $\Leftrightarrow$ | $ V_{gs}  >  V_t $ and $ V_{ds}  >  V_{gs}  -  V_t $ |
| Cut-off    | $\Leftrightarrow$ | $ V_{gs}  \leq  V_t $                                |

TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

42


## Unified Model Parameters

**Table 3.2** Parameters for manual model of generic 0.25  $\mu\text{m}$  CMOS process (minimum length device).

	$V_{T0}$ (V)	$\gamma$ ( $\text{V}^{0.5}$ )	$V_{DSAT}$ (V)	$k'$ ( $\text{A}/\text{V}^2$ )	$\lambda$ ( $\text{V}^{-1}$ )
NMOS	0.43	0.4	0.63	$115 \times 10^{-6}$	0.06
PMOS	-0.4	-0.4	-1	$-30 \times 10^{-6}$	-0.1


- Parameters depend on technology
- See tables in front and back cover of book

## The Transistor as a Switch



$$R_{eq} = \frac{1}{2} \left( \frac{V_{DD}}{I_{DSAT}(1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT}(1 + \lambda V_{DD}/2)} \right) \approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left( 1 - \frac{5}{6} \lambda V_{DD} \right)$$

## MOS Transistor Switch Level Model (Empirical).



Position of switch depends on  
gate to source voltage

$V_{GS}$	NMOS	PMOS
hi	closed	open
lo	open	closed

$R_{eq}$ : Practice!



$R_{eq} \setminus V_{dd} (V)$	1	1.5	2	2.5
NMOS ( $k\Omega$ )	35	19	15	13
PMOS ( $k\Omega$ )	115	55	38	31

## Dynamic Behavior

- (Solely) governed by time needed to (dis)charge (intrinsic, parasitic) **capacitances** associated with device and interconnect
- Essential knowledge for designing high-quality ckts.
- Many caps are non-linear
- Spice models can accurately take C into account
- Need simplification and insight for *design*
  - Linearization
  - Lumping/merging




## Junction Capacitance



- Space-charge / depletion region creates electric field
- Electric field energy works like capacitor (energy is  $\frac{1}{2}CV^2$ )
- Width of depletion region depends on voltage: non-linear C

## MOS S/D Capacitance




$$\begin{aligned} C_{\text{diff}} &= C_{\text{bottom}} + C_{\text{sidewall}} \\ &= C_j \times \text{AREA} + C_{jsw} \times \text{PERIMETER} \\ &= C_j L_s W + C_{jsw} (2L_s + W) \end{aligned}$$

Diode capacitances  $\Rightarrow$  use linearized values


## Gate Capacitance

- Gate-to-channel
  - Complex function of operating voltages
  - Because channel charge depends on voltages
- Gate-source and gate-drain overlap capacitance
  - Just (almost) linear capacitances depending only on geometry

## Gate-Overlap Capacitance




## Gate-Channel Capacitance



Operation Region	$C_{gb}$	$C_{gs}$	$C_{gd}$
Cutoff	$C_{ox}WL_{eff}$	0	0
Triode	0	$C_{ox}WL_{eff}/2$	$C_{ox}WL_{eff}/2$
Saturation	0	$(2/3)C_{ox}WL_{eff}$	0


**Most important regions in digital design:  
saturation and cut-off**

## Gate-Channel Capacitance




**Degree of saturation**

## Channel-Bulk Capacitance




- Channel-bulk cap  $C_{CB}$
- Only when transistor is on
- Parallel to  $C_{SB}$

## Device Parasitic Resistance



## Technology Scaling

 <p><b>McKinley</b>      <b>4004</b></p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Processor</th> <th>4004</th> <th>McKinley</th> <th>Montecito</th> </tr> </thead> <tbody> <tr> <td><b>Year</b></td> <td>1971</td> <td>2002</td> <td>2005</td> </tr> <tr> <td><b>Feat. size</b></td> <td>10µm</td> <td>0.18µm</td> <td>90nm</td> </tr> <tr> <td><b>Die size</b></td> <td>12mm<sup>2</sup></td> <td>421mm<sup>2</sup></td> <td>596mm<sup>2</sup></td> </tr> <tr> <td><b>Transistors</b></td> <td>2300</td> <td>221x10<sup>6</sup></td> <td>1.7x10<sup>9</sup> 91% in L3 cache</td> </tr> <tr> <td><b>Clock</b></td> <td>108 kHz</td> <td>1GHz</td> <td>1.8GHz</td> </tr> <tr> <td><b>Perform.</b> (spec2000)</td> <td>0.01</td> <td>810</td> <td>~1600</td> </tr> </tbody> </table>	Processor	4004	McKinley	Montecito	<b>Year</b>	1971	2002	2005	<b>Feat. size</b>	10µm	0.18µm	90nm	<b>Die size</b>	12mm <sup>2</sup>	421mm <sup>2</sup>	596mm <sup>2</sup>	<b>Transistors</b>	2300	221x10 <sup>6</sup>	1.7x10 <sup>9</sup> 91% in L3 cache	<b>Clock</b>	108 kHz	1GHz	1.8GHz	<b>Perform.</b> (spec2000)	0.01	810	~1600
Processor	4004	McKinley	Montecito																										
<b>Year</b>	1971	2002	2005																										
<b>Feat. size</b>	10µm	0.18µm	90nm																										
<b>Die size</b>	12mm <sup>2</sup>	421mm <sup>2</sup>	596mm <sup>2</sup>																										
<b>Transistors</b>	2300	221x10 <sup>6</sup>	1.7x10 <sup>9</sup> 91% in L3 cache																										
<b>Clock</b>	108 kHz	1GHz	1.8GHz																										
<b>Perform.</b> (spec2000)	0.01	810	~1600																										

**4004 →**

**Comparative interconnect dimensions**

**██████ ← McKinley**

TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices
2/9/2009
55

## Moore's Law




The number of transistors that can be integrated on a single chip will double every 18 months

Gordon Moore, co-founder of Intel [Electronics, Vol 38, No. 8, 1965]




TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices
2/9/2009
56



TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

57



TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009


58

## IC Technology—Comparison

Chip:  $4 \text{ cm}^2$

Netherlands:  $40,000 \text{ km}^2$  (approximately)

Scale:  $2 \text{ cm} / 200 \text{ km} = 1:10,000,000$



A 90nm chip compares to Netherlands full of roads:

0.9 meters wide

0.9 meters apart

8 layers



## IC Technology Scaling


Scaling improves density and performance

### ■ First order scaling theory

2000 / 1971

dimensions, voltage	$1/S$	0.02
intrinsic delay	$1/S$	0.02
power per transistor	$1/S^2$	0.0004
power-delay product	$1/S^3$	0.000008

### ■ Scaling trend



1971  
 $S=1$



1982  
 $S \approx 5$

2000  
 $S \approx 50$


2010  
 $S \approx 200$

first μproc



## Advanced Issues

- Variability, manufacturing tolerances
- Scaling
- Reliability
- Advanced device architectures

Power Leakage on a Planar Transistor



Tri-Gate: Surrounding the Channel



<http://www.intel.com/technology/silicon/tri-gate-demonstrated.htm>

TUD/EE ET4293 - Dig. IC - 0809 - © NvdM - 01 Devices

2/9/2009

61